Cache-aware iteration space partitioning

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2008, Pages 269-270

  Kejariwal, Arun ^a   Nicolau, Alexandru ^a   Banerjee, Utpal ^b   Veidenbaum, Alexander V ^a   Polychronopoulos, Constantine D ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Caches; Load balancing

Indexed keywords

ITERATIVE METHODS; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; RESOURCE ALLOCATION;

CACHES; COMPILER TECHNIQUES; CONCURRENT SOFTWARE; HARDWARE PARALLELISMS; INDUSTRY STANDARDS; MULTI-CORE SYSTEMS; PERFORMANCE BOTTLENECKS; PROGRAM PARALLELIZATION;

MULTICORE PROGRAMMING;

EID: 77951495067     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1345206.1345250     Document Type: Conference Paper

References (18)

1. K. Olukotun and L. Hammond. The future of microprocessors. ACM Queue, 3(7): 26-29, 2005.
2. H. Sutter and J. Larus. Software and the concurrency revolution. ACM Queue, 3(7), 2005.
3. A. Kejariwal, X. Tian, W. Li, M. Girkar, S. Kozhukhov, H. Saito, U. Banerjee, A. Nicolau, A. V. Veidenbaum, and C. D. Polychronopoulos. On the performance potential of different types of speculative thread-level parallelism. In Proceedings of the 20th ACM international Conference on Supercomputing, pages 24-35, Cairns, Australia, 2006.
4. M. R. Haghighat and Constantine D. Polychronopoulos. Symbolic analysis for parallelizing compilers. ACM Transactions on Programming Languages and Systems, 18(4): 477-518, July 1996.
5. R. Sakellariou. On the Quest for Perfect Load Balance in Loop-Based Parallel Computations. PhD thesis, Department of Computer Science, University of Manchester, October 1996.
6. C. Polychronopoulos, D. J. Kuck, and D. A. Padua. Execution of parallel loops on parallel processor systems. In Proceedings of the 1986 International Conference on Parallel Processing, pages 519-527, August 1986.
7. E. H. D'Hollander, Partitioning and labeling of loops by unimodular transformations. IEEE Transactions on Parallel and Distributed Systems, 3(4): 465-476, 1992.
8. A. Kejariwal, H. Saito, X. Tian, M. Girkar, U. Banerjee, A. Nicolau, and C. D. Polychronopoulos. A general approach for partitioning n-dimensional parallel nested loops with conditionals. In Proceedings of the 18th Annual ACM Symposium on Parallelism in Algorithms and Architectures, pages 49-58, Cambridge, MA, 2006.
9. A. Kejariwal, A. Nicolau, U. Banerjee, and C. D. Polychronopoulos. A novel approach for partitioning iteration spaces with variable densities. In Proceedings of the 10th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 120-131, Chicago, IL, 2005.
10. A. Kejariwal, P D'Alberto, A. Nicolau, and C. D. Polychronopoulos. A geometric approach for partitioning N-dimensional non-rectangular iteration spaces. In Proceedings of the 17th International Workshop on Languages and Compilers for Parallel Computing, pages 102-116, West Lafayette, IN, 2004.
11. SPEC CINT2006. http://www.spec.org/cpu2006/CINT2006.
12. Intel®VTune™Performance Analyzer 8.0.1 for Windows. http ://www.Intel.com/cd/software/products/asmo-na/eng/vtune/219898.htm.
13. J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 1990.
14. C. Polychronopoulos. Loop coalescing: A compiler transformation for parallel machines. In Proceedings of the 1987 International Conference on Parallel Processing, pages 235-242, August 1987.
15. S. Ghosh and M. Montonosi amd S. Malik. Cache miss equations: An analytical representation of cache misses. In Proceedings of the 11th ACM International Conference on Supercomputing, pages 317-324, Vienna, Austria, July 1997.
16. J. S. Harper, D. J. Kerbyson, and G. R. Nudd. Analytical modeling of set-associative cache behavior. IEEE Transactions on Computers, 48 (10): 1009-1024, 1999.
17. S. Chatterjee, E. Parker, P J. Hanlon, and A. R. Lebeck. Exact analysis of the cache behavior of nested loops. In Proceedings of the SIGPLAN '01 Conference on Programming Language Design and Implementation, pages 286-297, Snowbird, UT, 2001.
18. B. B. Fraguela, R. Doallo, J. Touri no, and E. L. Zapata. A compiler tool to predict memory hierarchy performance of scientific codes. Parallel Computing, 30(2): 225-248, 2004.