A novel approach for partitioning iteration spaces with variable densities

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2005, Pages 120-131

  Kejariwal, Arun ^a   Nicolau, Alexandra ^a   Banerjee, Utpal ^b   Polychronopoulos, Constantine D ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Iteration Space; Parallel Loops; Partitioning; Unimodular transformation

Indexed keywords

COMPUTER PROGRAMMING; ITERATIVE METHODS; PERFORMANCE; PROBLEM SOLVING; SCHEDULING;

ITERATION SPACES; LOAD BALANCE; LOOP TRANSFORMATION;

PARALLEL PROCESSING SYSTEMS;

EID: 31844446193     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065944.1065962     Document Type: Conference Paper

References (26)

1. C. Polychronopoulos, D. J. Kuck, and D. A. Padua. Execution of parallel loops on parallel processor systems. In Proceedings of the 1986 International Conference on Parallel Processing, pages 519-527, August 1986.
2. E. H. D'Hollander. Partitioning and labeling of loops by unimodular transformations. IEEE Transactions on Parallel and Distributed Systems, 3(4):465-476, 1992.
3. M. R. Haghighat and Constantine D. Polychronopoulos. Symbolic analysis for parallelizing compilers. ACM Transactions on Programming Languages and Systems, 18(4):477-518, July 1996.
4. R. Sakellariou. On the Quest for Perfect Load Balance in Loop-Based Parallel Computations. PhD thesis, Department of Computer Science, University of Manchester, October 1996.
5. S. Lundstrom and G. Barnes. A controllable MIMD architectures. In Proceedings of the 1980 International Conference on Parallel Processing, St. Charles, IL, August 1980.
6. J. Foley, A. van Dam, S. Feiner, and J. Hughes. Computer Graphics: Principles and Practice. Addison-Wesley, 2nd edition in C edition, 1990.
7. P. Anninos. Computational cosmology: From the early universe to the large scale structure. In Living Reviews in Relativity 4, 2001.
8. M. O'Boyle and G. A. Hedayat. Load balancing of parallel affine loops by unimodular transformations. Technical Report UMCS-92-1-1, Department of Computer Science, University of Manchester, January 1992.
9. M. Haghighat and C. Polychronopoulos. Symbolic analysis: A basis for parallelization, optimization, and scheduling of programs. In Proceedings of the Sixth Workshop on Languages and Compilers for Parallel Computing, Portland, OR, August 1993.
10. U. Banerjee. A theory of loop permutations. In D. Gelernter, A. Nicolau, and D. Padua, editors, Languages and Compilers for Parallel Computing. The MIT Press, 1990.
11. U. Banerjee. Loop Transformation for Restructuring Compilers. Kluwer Academic Publishers, Boston, MA, 1993.
12. A. Kejariwal, P. D'Alberto, A. Nicolau, and C. D. Polychronopoulos. A geometric approach for partitioning N-dimensional non-rectangular iteration spaces. In Proceedings of the 17th International Workshop on Languages and Compilers for Parallel Computing, West Lafayette, IN, 2004.
13. C. D. Meyer. Matrix Analysis and Applied Linear Algebra. SIAM, Philadelphia, PA, 2000.
14. C. Polychronopoulos. Loop coalescing: A compiler transformation for parallel machines. In S. Sahni, editor, Proceedings of the 1987 International Conference on Parallel Processing. Pennsylvania State University Press, August 1987.
15. D. Kuck et al. The effects of program restructuring, algorithm change and architecture choice on program performance. In Proceedings of the 1984 International Conference on Parallel Processing, August 1984.
16. M. J. Wolfe. Optimizing Supercompilers for Supercomputers. The MIT Press, Cambridge, MA, 1989.
17. Sadun Anik and Wen mei W. Hwu. Executing nested parallel loops on shared-memory multiprocessors. In Proceedings of the 1992 International Conference on Parallel Processing, pages 111:241-244, Boca Raton, Florida, August 1992.
18. M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, CA, 1996.
19. M. J. Wolfe. Advanced loop interchanging. In Proceedings of the 1986 International Conference on Parallel Processing, St. Charles, IL, August 1986.
20. D. A. Padua and M. J. Wolfe. Advanced compiler optimizations for supercomputers. Communications of the ACM, 29(12):1184-1201, December 1986.
21. F. Irigoin and R. Triolet. Supernode partitioning. In Proceedings of the Fifteenth Annual ACM Symposium on the Principles of Programming Languages, San Diego, CA, January 1988.
22. C. P. Kruskal and A. Weiss. Allocating independent subtasks on parallel processors. IEEE Transactions on Software Engineering, 11(10):1001-1016, 1985.
23. M. Haghighat and C. Polychronopoulos. Symbolic program analysis and optimization for parallelizing compilers. In Proceedings of the Fifth Workshop on Languages and Compilers for Parallel Computing, New Haven, CT, August 1992.
24. N. Koziris, G. Papakonstantinou, and P. Tsanakas. Mapping nested loops onto distributed memory multiprocessors. In International Conference on Parallel and Distributed Systems, pages 35-43, December 1997.
25. M. Dion and Y. Robert. Mapping affine loop nests: new results. In HPCN Europe 1995, pages 184-189, 1995.
26. M. Dion and Y. Robert. Mapping affine loop nests. Parallel Computing, 22(10): 1373-1397, 1996.