|
Volumn , Issue , 2009, Pages 169-172
|
Compressive acquisition CMOS image sensor using on-line sorting scheme
|
Author keywords
Compressive acquisition image sensor; Digital pixel sensors; On line block based sorting scheme
|
Indexed keywords
BLOCK MODELS;
BLOCK SIZES;
CMOS IMAGE SENSOR;
COMPRESSION PERFORMANCE;
DIGITAL PIXEL SENSOR;
LINE BLOCKS;
MEMORY REDUCTION;
ON-LINE BLOCK-BASED SORTING SCHEME;
PIXEL VALUES;
REDUCED MEMORY REQUIREMENTS;
SILICON AREA;
SIMULATION RESULT;
VALUE DISTRIBUTION;
ALGORITHMS;
CMOS INTEGRATED CIRCUITS;
DESIGN;
DIGITAL CAMERAS;
DIGITAL IMAGE STORAGE;
IMAGE QUALITY;
IMAGE SENSORS;
MATHEMATICAL MODELS;
PROGRAMMABLE LOGIC CONTROLLERS;
SORTING;
PIXELS;
|
EID: 77951474682
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/SOCDC.2009.5423897 Document Type: Conference Paper |
Times cited : (4)
|
References (8)
|