WCET-driven, code-size critical procedure cloning

ACM International Conference Proceeding Series

Volumn 296, Issue , 2008, Pages 21-30

  Lokuciejewski, Paul ^a   Falk, Heiko ^a   Marwedel, Peter ^a   Theiling, Henrik ^b  

^a TU DORTMUND UNIVERSITY   (Germany)

^b AbsInt Angewandte Informatik GmbH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CLONE CELLS; CLONING; COSINE TRANSFORMS; EMBEDDED SYSTEMS; PROGRAM COMPILERS;

AVERAGE CASE PERFORMANCE; CODE TRANSFORMATION; DATA DEPENDENT; FUNCTION PARAMETERS; ITERATION COUNT; STANDARD PROCEDURES; TIMING ANALYSIS; WORST-CASE EXECUTION TIME ANALYSIS;

CODES (SYMBOLS);

EID: 77951293215     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1361096.1361100     Document Type: Conference Paper

References (22)

1. AbsInt Angewandte Informatik GmbH. CRL Version 2. http://www.absint.com/ artist2/doc/crl2, 2007.
2. AbsInt Angewandte Informatik GmbH. Worst-Case Execution Time Analyzer aiT for TriCore. 2007.
3. D. F. Bacon, S. L. Graham, and O. J. Sharp. Compiler transformations for high-performance computing. ACM Comput. Surv., 26(4):345-420, 1994.
4. K. D. Cooper, M.W. Hall, and K. Kennedy. A Methodology for Procedure Cloning. Computer Languages, 19(2):105-117, 1993.
5. H. Falk, P. Lokuciejewski, and H. Theiling. Design of a WCET-Aware C Compiler. In 4th IEEE Workshop on Embedded Systems for Real-Time Multimedia, October 2006.
6. H. Falk and P. Marwedel. Control Flow driven Splitting of Loop Nests at the Source Code Level. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 10410, Munich, 2003.
7. H. Falk and M. Schwarzer. Loop Nest Splitting for WCET-Optimization and Predictability Improvement. In 4th IEEE Workshop on Embedded Systems for Real-Time Multimedia, October 2006.
8. J. Gustafsson, A. Ermedahl, C. Sandberg, and B. Lisper. Automatic derivation of loop bounds and infeasible paths for wcet analysis using abstract execution. In RTSS '06: Proceedings of the 27th IEEE International Real-Time Systems Symposium, pages 57-66, Washington, DC, USA, 2006. IEEE Computer Society.
9. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and T. Brown. Mibench: A free, commercially representative embedded benchmark suite. In WWC '01: Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, pages 3-14, Washington, DC, USA, 2001.
10. Informatik Centrum Dortmund. ICD-C Compiler framework. http://www.icd.de/es/icd-c, 2007.
11. ICD Low Level Intermediate Representation backend infrastructure (LLIR) - Developer Manual. Informatik Centrum Dortmund, 2007.
12. S. Lee, J. Lee, C. Y. Park, and S. L. Min. A Flexible Tradeoff between Code Size and WCET using a Dual Instruction Set Processor. In SCOPES '04: Proceedings of the 8th International Workshop on Software and Compilers for Embedded Systems, pages 244-258, Amsterdam, 2004.
13. P. Lokuciejewski. A WCET-Aware Compiler. Design, Concepts and Realization. Vdm Verlag Dr. Müller, 2007.
14. P. Lokuciejewski, H. Falk, M. Schwarzer, P. Marwedel, and H. Theiling. Influence of procedure cloning on wcet prediction. In CODES+ISSS '07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, pages 137-142, New York, NY, USA, 2007.
15. G. Memik,W. H. Mangione-Smith, andW. Hu. Netbench: a benchmarking suite for network processors. In ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, pages 39-42, Piscataway, NJ, USA, 2001.
16. S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1997.
17. A. D. Samples and P. N. Hilfinger. Code reorganization for instruction caches. Technical Report UCB/CSD-88-447, EECS Department, University of California, Berkeley, Oct 1988.
18. D. Schulte. Modeling and transformation of flow facts within a wcet optimizing compiler (in german). Master's thesis, Technical University of Dortmund, Dortmund, Germany, May 2007.
19. S. Thesing. Safe and Precise WCET Determinations by Abstract Interpretation of Pipeline Models. PhD thesis, Saarland University, 2004.
20. H. Tomiyama and H. Yasuura. Code placement techniques for cache miss rate reduction. ACM Trans. Des. Autom. Electron. Syst., 2(4):410-429, 1997.
21. W. Zhao, P. Kulkarni, D. Whalley, et al. Tuning the WCET of Embedded Applications. In RTAS '04: Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'04), page 472, Washington, DC, USA, 2004.
22. W. Zhao, D. Whalley, C. Healy, et al. Improving WCET by Applying a WC Code-Positioning Optimization. ACM Transactions on Architecture and Code Optimization, 2(4):335-365, Dec 2005.