An automata-theoretic approach to hardware/software co-verification

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6013 LNCS, Issue , 2010, Pages 248-262

  Li, Juncao ^a   Xie, Fei ^a   Ball, Thomas ^b   Levin, Vladimir ^b   McGarvey, Con ^b  

^a Department of Electrical and Computer Engineering   (United States)

^b MICROSOFT   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATA-THEORETIC APPROACH; CO-VERIFICATION; DIGITAL I/O; HARDWARE MODELS; HARDWARE/SOFTWARE; MEMORY USAGE; PUSHDOWN SYSTEMS; REACHABILITY; SOFTWARE BUG; SOFTWARE TOOL; SPECIFICATION FRAMEWORKS;

AUTOMATA THEORY; COMPUTER SOFTWARE SELECTION AND EVALUATION; MODEL STRUCTURES; ROBOTS; SPECIFICATIONS; TRANSLATION (LANGUAGES);

VERIFICATION;

EID: 77951286976     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12029-9_18     Document Type: Conference Paper

References (12)

1. Clarke, E.M., Grumberg, O., Peled, D.: Model checking. MIT Press, Cambridge (1999)
2. Kurshan, R.P., Levin, V., Minea, M., Peled, D., Yenigün, H.: Combining software and hardware verification techniques. FMSD 21(3), 251-280 (2002)
3. Xie, F., Yang, G., Song, X.: Component-based hardware/software co-verification for building trustworthy embedded systems. JSS 80(5), 643-654 (2007)
4. Monniaux, D.: Verification of device drivers and intelligent controllers: a case study. In: Proc. of EMSOFT, pp. 30-36 (2007)
5. Ramalingam, G.: Context-sensitive synchronization-sensitive analysis is undecidable. ACM Trans. Program. Lang. Syst. 22(2), 416-430 (2000)
6. Schwoon, S.: Model-Checking Pushdown Systems. PhD thesis (2002)
7. Solomon, D.A.: Inside Windows NT, 2nd edn. Microsoft Press, Redmond (1998)
8. IEEE: IEEE Standard for Verilog (IEEE Std 1364-2005). IEEE (2005)
9. Kurshan, R.P.: Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach. Princeton University Press, Princeton (1994)
10. Jain, H., Kroening, D., Sharygina, N., Clarke, E.M.: Word-level predicate-abstraction and refinement techniques for verifying RTL Verilog. IEEE TCAD 27(2), 366-379 (2008)
11. Ball, T., Bounimova, E., Cook, B., Levin, V., Lichtenberg, J., McGarvey, C., Ondrusek, B., Rajamani, S.K., Ustuner, A.: Thorough static analysis of device drivers. In: Proc. of EuroSys, pp. 73-85 (2006)
12. Ball, T., Rajamani, S.K.: Bebop: A symbolic model checker for boolean programs. In: Proc. of SPIN, pp. 113-130 (2000)