CMOS-nano FPGA utilizing mechanical switches

Proceedings of the International Conference on Microelectronics, ICM

Volumn , Issue , 2008, Pages 288-291

  Liu, Ming ^a   Wang, Wei ^b  

^a INSTITUTE OF MICROELECTRONICS   (China)

^b SUNY POLYTECHNIC INSTITUTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUILDING BLOCKES; FPGA ARCHITECTURES; FPGA CHIPS; LOW POWER APPLICATION; MECHANICAL SWITCH; PERFORMANCE GAIN; POWER CONSUMPTION; RESISTANCE SWITCHING; SIMULATION RESULT; SUBTHRESHOLD SWING;

DENSITY (SPECIFIC GRAVITY); MESFET DEVICES; MICROELECTRONICS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951114745     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2008.5393560     Document Type: Conference Paper

References (6)

1. ITRS 2007 edition, emerging research devices.
2. K. Akarvardar, C. Eggimann, D. Tsamados, Y. S. Chauhan, G. C. Wan, A. M. Ionescu, R. T. Howe, and H.-S. P. Wong, "Analytical Modeling of the Suspended-Gate FET and Design Insights for Low-Power Logic," IEEE Trans. ED, vol.55, No.1, pp. 48-59, Jan. 2008.
3. H. Kam, D. T. Lee, R. T. Howe, and T.-J. King, "A new nano-electromechanical field effect transistor (NEMFET) design for low-power electronics," in IEDM Tech. Dig., 2005, pp. 463-466.
4. Guy Lemieux and David Lewis, "Circuit design of routing switches", FPGA'02, pp. 452-455, 2002.
5. Ming Liu and Wei Wang, " rFPGA: CMOS-Nano Hybrid FPGA Using RRAM Components," IEEE/ACM Nano Arch Conference, June 2008.
6. C. Dong, D. Liu, S. Haruehanroengra, and Wei Wang, "3D nFPGA: A reconfigurable architecture for 3D CMOS/nanomaterial hybrid digital circuits," IEEE Trans. CAS-I, Vol.54, pp. 2489-2501, Nov. 2007.