Analog circuits for physical cryptography

ISIC-2009 - 12th International Symposium on Integrated Circuits, Proceedings

Volumn , Issue , 2009, Pages 121-124

  Chen, Q ^a   Csaba, G ^a   Ju, X ^a   Natarajan, S B ^a   Lugli, P ^a   Stutzmann, M ^a   Schlichtmann, U ^a   Ruhrmair U ^a  

^a WALTER SCHOTTKY INSTITUT   (Germany)

Author keywords

Cellular nonlinear network; Physical cryptography; Physical uncloneable function; Public key cryptography; Skew memory

Indexed keywords

ANALOG PROCESSOR ARRAY; CELLULAR NONLINEAR NETWORK; CELLULAR NONLINEAR NETWORKS; CIRCUIT DESIGNS; CRYPTOGRAPHIC PROTOCOLS; HARDWARE-ASSISTED; PHYSICAL UNCLONEABLE FUNCTION; PHYSICAL UNCLONEABLE FUNCTIONS; PUBLIC KEYS;

ANALOG CIRCUITS; DIGITAL CIRCUITS; INTEGRATED CIRCUITS; NETWORK PROTOCOLS; NETWORK SECURITY; NONLINEAR NETWORKS; PUBLIC KEY CRYPTOGRAPHY;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 77950455745     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. B. Gassend, D. Clarke, M. van Dijk, S. Devadas, "Silicon physical random functions", Proceedings of the 9th ACM conference on Computer, 2002.
2. G. E. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation", Proceedings of the 44th Design Automation Conference, IEEE, 2007.
3. D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. van Dijk, S. Devadas, "Extracting secret keys from integrated circuits", IEEE Tansactions on Very Large Scale Integration (VLSI) Systems, vol.13, pp. 1200-1205, October 2005.
4. J. Guajardo, S. S. Kumar, G. Schrijen, P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection", Lecture Notes in Computer Science, Springer, 2007.
5. S. S. Kumar, J. Guajardo, R. Maesyz, G. Schrijen, P. Tuyls, "The butterfly PUF protecting IP on every FPGA", IEEE International Workshop on Hardware-Oriented Security and Trust, June 2008.
6. U. Rührmair, "SIMPL systems: on a public key variant of physical unclonable functions", Cryptology ePrint Archive, International Association for Cryptologic Research, June 1, 2009.
7. G. Csaba, X. Ju, Q. Chen, W. Porod, J. Schmidhuber, U. Schlichtmann, P. Lugli, U. Rührmair, "On-chip electric waves: an analog circuit approach to physical uncloneable functions", Cryptology ePrint Archive, International Association for Cryptologic Research, May 29, 2009.
8. J. A. Buchmann, Introduction to Cryptography, 2nd edition, pp. 123, Springer, 2004.
9. R. T. Smith, J. D. Chlipala, J. F.M. Bindels, R. G. Nelson, F. H. Fischer, T. F. Mantz, "Laser programmable redundancy and yield improvement in a 64K DRAM", IEEE Journal of Solid-State Circuits, vol.SC-16, No.5, October 1981.
10. T. Chih-Wu, H. Hsien, "Laser fuse structure", US Patent 6404035, 2002.
11. A. B. Kahng, "Bringing down NRE", IEEE Design and Test of Computers, May-June 2003.
12. L. O. Chua, T. Roska, Cellular Neural Networks and Visual Computing, Cambridge University Press, 2002.
13. A. Rodríguez-Vázquez, G. Linan-Cembrano, L. Carranza, E. Roca-Moreno, R. Carmona-Galán, F. Jiménez-Garrido, R. Domínguez-Castro, S. Meana, "ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs", IEEE Trans. on Circuits and Systems - I, 51(5), pp. 851-863, 2004.
14. T. Roska: "Cellular wave computers for nano-tera-scale technology - beyond boolean, spatial-temporal logic in million processor devices", Electronics Letters 12th, vol.43, No.8, April 2007