FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver

Proceedings of the International Conference on Microelectronics, ICM

Volumn , Issue , 2009, Pages 264-267

  Shaker, Sherif Welsen ^a   Elramly, Salwa Hussien ^b   Shehata, Khaled Ali ^c  

^a NILE UNIVERSITY   (Egypt)

^b AIN SHAMS UNIVERSITY   (Egypt)

^c Arab Academy for Science and Technology AAST ^*  (Egypt)

Author keywords

FPGA; VHDL; Viterbi decoder; WiMAX

Indexed keywords

COMMUNICATION SYSTEMS; CONVOLUTION; CONVOLUTIONAL CODES; DECODING; DIGITAL COMMUNICATION SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEROPERABILITY; MICROELECTRONICS; RADIO; SIGNAL PROCESSING; WIMAX;

CONFIGURABLE; CONFIGURABLE HARDWARE; FPGA; FPGA IMPLEMENTATIONS; LOW POWER; MENTOR GRAPHICS; RE-CONFIGURABLE; ROBUST DIGITAL COMMUNICATION SYSTEMS; SOFTWARE-DEFINED RADIOS; VITERBI DECODER; WI-MAX RECEIVERS; WIRELESS COMMUNICATIONS;

VITERBI ALGORITHM;

EID: 77950330979     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2009.5418636     Document Type: Conference Paper

References (10)

1. Joseph Mitola EI, "Software Radios," IEEE Communications Magazine, volume: 33 no. 5, pp.24-25, May 1995.
2. J. Kumagai, "Winner: Radio Revolutionaries," IEEE Spectrum Magazine, January 2007.
3. M. Cummings and S. Huruyama, "FPGA in the Software Radio," IEEE Comm Magazine, volume:37, no.2, pp. 108-112, February 1999.
4. Xilinx Inc., Virtex-6 SXT for DSP and memory-intensive applications with low-power serial connectivity, http://www.xilinx.com/products/v6s6.htm. Last visited: April. 2009.
5. A.J. Viterbi, "Convolutional codes and their performance in communication systems," IEEE Trans. Commun., vol.COM-19, pp. 751-772, Oct., 1971.
6. B. Sklar, "Digital Communication Fundamentals and Applications," Prentice Hall, Englenwood Cliffs, New Jersey, 2000, Part 2 chapter 7.
7. IEEE Std 802.16e-2005: "Part 16: Air interface for Fixed and Mobile Broadband Wireless Access Systems".
8. th Norchip Conference, Aalborg, Denmark, 56olume , Issue , 19-20 Nov. 2007Page(s):l-4.
9. Kamuf, M. Owall, V. Anderson, J.B., "Survivor Path Processing in Viterbi Decoders Using Register Exchange and Traceforward", IEEE Trans on Circuits and Systems E: Express Briefs, vol.54, Issue 6, pp. 537-541, June 2007.
10. J. Oh and M. Pedram., "Gated clock routing for low-power microprocessor design", IEEE Transactions on Computer-Aided Design, June 2001.