메뉴 건너뛰기




Volumn 6 CCIS, Issue , 2008, Pages 235-242

A nonspeculative maximally redundant signed digit adder

Author keywords

Carry free addition; Computer arithmetic; Maximal redundancy; Signed digit number system

Indexed keywords

CARRY FREE ADDITION; CARRY PROPAGATION; CMOS TECHNOLOGY; COMBINATIONAL LOGIC; COMPUTER ARITHMETIC; MAXIMAL REDUNDANCY; PARALLEL ADDERS; SIGNED DIGIT NUMBER SYSTEM; SIGNED-DIGIT ADDER; SIGNED-DIGIT NUMBER SYSTEMS; SPECULATIVE COMPUTATION; THREE-STEP PROCESS;

EID: 77950309333     PISSN: 18650929     EISSN: None     Source Type: Book Series    
DOI: 10.1007/978-3-540-89985-3_29     Document Type: Conference Paper
Times cited : (8)

References (9)
  • 2
    • 0024073321 scopus 로고
    • Variants of an Improved Carry Look-Ahead Adder
    • Doran, R.W.: Variants of an Improved Carry Look-Ahead Adder. IEEE Trans. Computer 37(9), 1110-1113 (1988)
    • (1988) IEEE Trans. Computer , vol.37 , Issue.9 , pp. 1110-1113
    • Doran, R.W.1
  • 3
    • 84913396280 scopus 로고
    • Conditional-Sum Addition Logic
    • Sklansky, J.: Conditional-Sum Addition Logic. IRE Trans. Elec. Comp. 9(2), 226-231 (1960)
    • (1960) IRE Trans. Elec. Comp. , vol.9 , Issue.2 , pp. 226-231
    • Sklansky, J.1
  • 5
    • 0025210204 scopus 로고
    • Generalized Signed-Digit Number System: A Unifying Framework for Redundant Number Representation
    • Parhami, B.: Generalized Signed-Digit Number System: A Unifying Framework for Redundant Number Representation. IEEE Trans. on Computer 39(1), 89-98 (1990)
    • (1990) IEEE Trans. on Computer , vol.39 , Issue.1 , pp. 89-98
    • Parhami, B.1
  • 6
    • 34147196444 scopus 로고    scopus 로고
    • Stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic
    • DOI 10.1049/iet-cds:20050228
    • Jaberipur, G., Parhami, B.: Stored-Transfer Representations with Weighted Digit-Set Encodings for Ultrahigh-Speed Arithmetic. IET Circuits, Devices, and Systems 1(1), 102-110 (2007) (Pubitemid 46582823)
    • (2007) IET Circuits, Devices and Systems , vol.1 , Issue.1 , pp. 102-110
    • Jaberipur, G.1    Parhami, B.2
  • 7
    • 84937078021 scopus 로고
    • Signed-digit number representations for fast parallel arithmetic
    • Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. on Electronic Computers EC-10, 389-400 (1961)
    • (1961) IRE Trans. on Electronic Computers EC-10 , pp. 389-400
    • Avizienis, A.1
  • 8
    • 0043136386 scopus 로고    scopus 로고
    • The Case for a Redundant Format in Floating-point Arithmetic
    • IEEE Computer Society, Los Alamitos
    • Fahmy, H., Flynn, M.J.: The Case for a Redundant Format in Floating-point Arithmetic. In: Proc. 16th IEEE Symposium Computer Arithmetic, pp. 95-102. IEEE Computer Society, Los Alamitos (2003)
    • (2003) Proc. 16th IEEE Symposium Computer Arithmetic , pp. 95-102
    • Fahmy, H.1    Flynn, M.J.2
  • 9
    • 1542545596 scopus 로고    scopus 로고
    • High radix signed digit number systems: Representation paradigms
    • Jaberipur, G., Ghodsi, M.: High Radix Signed Digit Number Systems: Representation Paradigms. Scientia Iranica 10(4), 383-391 (2003) (Pubitemid 38329810)
    • (2003) Scientia Iranica , vol.10 , Issue.4 , pp. 383-391
    • Jaberipur, G.1    Ghodsi, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.