Program optimization of array-intensive SPEC2k benchmarks on multithreaded GPU using CUDA and brook+

Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS

Volumn , Issue , 2009, Pages 292-299

  Wang, Guibin ^a   Tang, Tao ^a   Fang, Xudong ^a   Ren, Xiaoguang ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Brook+; CUDA; GPGPU; mgrid; Optimization; Swim

Indexed keywords

BROOK+; COMPUTING CAPACITY; DATA LOCALITY; DATA PARALLEL; ELIMINATION TECHNOLOGY; EQUILIBRIUM POINT; GENERAL PURPOSE; GRAPHIC PROCESSING UNITS; HARDWARE AND SOFTWARE; LONG MEMORIES; MULTI-LEVEL MEMORY HIERARCHY; MULTITHREADED; PARALLEL COMPUTING; PROGRAM OPTIMIZATION; SOFTWARE PLATFORMS;

COMPUTER GRAPHICS EQUIPMENT; COMPUTER SYSTEMS; MULTIPROCESSING SYSTEMS; OPTIMIZATION; PARALLEL ARCHITECTURES;

PROGRAM PROCESSORS;

EID: 77949647837     PISSN: 15219097     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPADS.2009.12     Document Type: Conference Paper

References (15)

1. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. mei W. Hwu, "Optimization principles and application performance evaluation of a multithreaded GPU using CUDA," in Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (23th PPOPP'2008). Salt Lake City, UT: ACM SIGPLAN, Feb. 2008, pp. 73-82.
2. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general-purpose applications on graphics processors using CUDA," J. Parallel Distrib. Comput, vol. 68, no. 10, pp. 1370-1380, 2008.
3. G. Quintana-Ort?́, F. D. Igual, E. S. Quintana-Ort?́, and R. A. van de Geijn, "Solving dense linear systems on platforms with multiple hardware accelerators," in PPOPP, D. A. Reed and V. Sarkar, Eds. ACM, 2009, pp. 121-130.
4. N. K. Govindaraju and D. Manocha, "Cache-efficient numerical algorithms using graphics hardware," Parallel Comput., vol. 33, no. 10-11, pp. 663-684, 2007.
5. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan, "Brook for GPUs: stream computing on graphics hardware," ACM Transactions on Graphics, vol. 23, no. 3, pp. 777-786, Aug. 2004.
6. AMD, "ATI stream computing user guide v1.4beta," April 2009.
7. NVIDIA, "Compute unified device architecture programming guide v2.1beta," 2009.
8. Z. Li and Y. Song, "Automatic tiling of iterative stencil loops," ACM Trans. Program. Lang. Syst, vol. 26, no. 6, pp. 975-1028, 2004.
9. T. Mohan, B. R. d. Supinski, S. A. McKee, F. Mueller, A. Yoo, and M. Schulz, "Identifying and exploiting spatial regularity in data memory references," in SC '03: Proceedings of the 2003 ACM/IEEE conference on Supercomputing. Washington, DC, USA: IEEE Computer Society, 2003, p. 49.
10. G. Rivera and C.-W. Tseng, "Tiling optimizations for 3D scientific computations," in SC, 2000.
11. B. Jang, S. Do, H. Pien, and D. Kaeli, "Architecture-aware optimization targeting multithreaded stream computing," in GPGPU-2: Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units. New York, NY, USA: ACM, 2009, pp. 62-70.
12. S. Lee, S.-J. Min, and R. Eigenmann, "Openmp to gpgpu: a compiler framework for automatic translation and optimization," in PPoPP '09: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming. New York, NY, USA: ACM, 2009, pp. 101-110.
13. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S.-Z. Ueng, J. A. Stratton, and W. mei W. Hwu, "Program optimization space pruning for a multithreaded gpu," in CGO, M. L. Soffa and E. Duesterwald, Eds. ACM, 2008, pp. 195-204.
14. M. A. Suleman, M. K. Qureshi, and Y. N. Patt, "Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on cmps," SIGARCH Comput. Archit. News, vol. 36, no. 1, pp. 277-286, 2008.
15. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA Workloads Using a Detailed GPU Simulator," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2009), April 2009, pp. 163-174.