Optimal data distribution for versatile finite impulse response filtering on next-generation graphics hardware using CUDA

Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS

Volumn , Issue , 2009, Pages 300-307

  Goorts, Patrik ^a   Rogmans, Sammy ^a,b   Bekaert, Philippe ^a  

^a HASSELT UNIVERSITY   (Belgium)

^b IMEC   (Belgium)

Author keywords

Convolution; CUDA; Data distribution; FIR

Indexed keywords

COMPUTATIONAL PROCESSING; COMPUTATIONAL RESOURCES; CONVOLUTION FILTERING; CUDA; DATA DISTRIBUTION; DATA-COMMUNICATION; EXECUTION MODEL; FINITE-IMPULSE RESPONSE; GRAPHICS HARDWARE; HARD CONSTRAINTS; IMPLEMENTATION TECHNIQUES; MANUAL INTERVENTION; MASSIVE DATA; MEMORY WALL; MULTIPLE CONVOLUTION; OPTIMAL DATA;

COMPUTER SYSTEMS; CONVOLUTION; DESIGN; IMPULSE RESPONSE; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

OPTIMIZATION;

EID: 77949629485     PISSN: 15219097     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPADS.2009.79     Document Type: Conference Paper

References (14)

1. P. Bakker, L. J. Van Vliet, and P. W. Verbeek, "Edge Preserving Orientation Adaptive Filtering," IEEE Computer Society Conference on CVPR, vol. 1, pp. 535-540, June 1999.
2. Y. Luo and R. Duraiswami, "Canny Edge Detection on NVIDIA CUDA," IEEE Computer Society Conference on CVPR Workshops, pp. 1-8, June 2008.
3. M. Gong, R. Yang, L. Wang, and M. Gong, "A Performance Study on Different Cost Aggregation Approaches used in Real-Time Stereo Matching," International Journal of Computer Vision, vol. 75, no. 2, pp. 283-296, November 2007.
4. S. Rogmans, J. Lu, P. Bekaert, and G. Lafruit, "Real-Time Stereo-Based View Synthesis Algorithms: A Unified Framework and Evaluation on Commodity GPUs," Signal Processing: Image Communication, vol. 24, pp. 49-64, January 2009.
5. D. Gallup, J.-M. Frahm, P. Mordohai, Q. Yang, and M. Pollefeys, "Real-Time Plane-Sweeping Stereo with Multiple Sweeping Directions," IEEE Computer Society Conference on CVPR, pp. 1-8, June 2007.
6. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick, "The Landscape of Parallel Computing Research: A View From Berkeley," Electrical Engineering and Computer Sciences, University of California at Berkeley, vol. 18, no. 183, p. 19, December 2006.
7. H. Jiang and V. Owall, "FPGA Implementation of Real-Time Image Convolutions with Three Level of Memory Hierarchy," IEEE International Conference on Field-Programmable Technology (FPT), pp. 424-427, December 2003.
8. C. Lee and M. Hamdi, "Parallel Image Processing Applications on a Network of Workstations," Parallel Computing, vol. 21, no. 1, pp. 137-160, 1995.
9. B. R. Payne, S. G. Owen, S. O. Belkasim, M. C. Weeks, and Y. Zhu, "Accelerated 2D Image Processing on GPUs," Proceedings of the International Conference on Computational Science, vol. 3515, pp. 256-264, May 2005.
10. A. Smirnov and T. Chiueh, "An Implementation of a FIR Filter on a GPU," Technical Report, Experimental Computer Systems Lab, Stony Brook University, September 2005.
11. V. Podlozhnyuk, "Image Convolution with CUDA," NVIDIA Corporation white paper, vol. 2007, no. 3, June 2007.
12. A. Munshi, "OpenCL: Parallel Computing on the GPU and CPU," 2008, shading Course SIGGRAPH.
13. C. Boyd, "The DirectX 11 Compute Shader," 2008, shading Course SIGGRAPH.
14. V. Podlozhnyuk, "FFT-based 2D Convolution," NVIDIA Corporation white paper, vol. 2007, no. 3, June 2007.