Tuning SoCs using the global dynamic critical path

Proceedings - IEEE International SOC Conference, SOCC 2009

Volumn , Issue , 2009, Pages 407-411

  Kannan, Hari ^a   Budiu, Mihai ^b   Davis, John D ^b   Venkataramani, Girish ^c  

^a Stanford University   (United States)

^b MICROSOFT RESEARCH   (United States)

^c MATHWORKS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPOSITE OPTIMIZATION; CONFIGURATION SPACE; CRITICAL PATHS; FAST CONVERGENCE; GLOBAL DYNAMICS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS; HARDWARE MODULES; LARGE SPACES; NEAR-OPTIMAL SOLUTIONS; NUMBER OF COMPONENTS; OPTIMIZATION TECHNIQUES; RTL DESIGNS;

PROGRAMMABLE LOGIC CONTROLLERS;

OPTIMIZATION;

EID: 77949612403     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCCON.2009.5398007     Document Type: Conference Paper

References (15)

1. P. Barford and M. Crovella, "Critical Path Analysis of TCP transactions", Proc. IEEE Transactions on Networking, 2001
2. E. Borch, et al., "Loose loops sink Chips", Proc. HPCA, Feb 2002
3. S. M. Burns. Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, California Institute of Technology, 1991
4. J. D. Davis, J. Laudon, and K. Olukotun, "Maximizing CMP Throughput with Mediocre Cores", Proc. PACT, Sep 2005
5. T. Eeckelaert, et al., "Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance", Proc. DATE, 2005
6. B. Fields, et al., "Focusing processor policies via critical-path prediction", Proc. ISCA, Jun 2001
7. F. Ghenassia (ed), "Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems", Springer, 2005
8. H. Kannan, M. Dalton, and C. Kozyrakis, "Decoupling Dynamic Information Flow Tracking with a Dedicated Coprocessor", Proc DSN, Jun 2009
9. H. Kannan et al., "Tuning SoCs using the Dynamic Critical Path", Microsoft Research Tech. Report, MSR-TR-2009-44, Apr 2009
10. LEON3 SPARC Processor. http://www.gaisler.com.
11. R. Nagarajan, et al., "Critical Path Analysis of the TRIPS Architecture", Proc. ISPASS, Apr 2006
12. A. Saidi, et al., "Full-system critical path analysis", Proc. ISPASS, Apr 2008
13. G. Venkataramani, et al., "Critical Path: A Tool for System-Level Timing Analysis", Proc. DAC, Jun 2007
14. G. Venkataramani and S. Goldstein, "Operation chaining asynchronous pipelined circuits", Proc. ICCAD, Nov 2007
15. A. Xie, et al, "Bounding average time separations of events in stochastic timed Petri nets with choice", Proc. ASYNC, Apr 1999