A high-performance electronic hardware-in-the-loop driveload simulation using a linear inverter (LinVerter)

IEEE Transactions on Industrial Electronics

Volumn 57, Issue 4, 2010, Pages 1208-1216

  Grubic, Stefan ^a   Amlang, Bernd ^b   Schumacher, Walter ^b   Wenzel, Andree ^c  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

^c SIEMENS AG   (Germany)

Author keywords

Hardware in the loop (HIL); Induction machine; Inverter drive testbed; Linear inverter (LinVerter)

Indexed keywords

DRIVE SYSTEMS; ELECTRONIC HARDWARES; FUNDAMENTAL COMPONENT; HARDWARE-IN-THE-LOOP; INDUCTION MACHINE; INDUCTION MACHINES; INVERTER-DRIVE TESTBED; NEW CONCEPT; SYSTEM TOPOLOGY; TEST SETUPS;

MATHEMATICAL MODELS; SYNTHETIC APERTURES; TEST FACILITIES;

TESTBEDS;

EID: 77949401064     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2009.2037656     Document Type: Article

References (20)

1. A. Bouscayrol, "Different types of hardware-in-the-loop simulation for electric drives," in Proc. IEEE ISIE, Jun. 30-Jul. 2, 2008, pp. 2146-2151.
2. S. Lentijo, S. D'Arco, and A. Monti, "Comparing the dynamic performances of power hardware-in-the-loop interfaces," IEEE Trans. Ind. Electron., vol.57, no.4, pp. 1195-1207, Apr. 2010.
3. J. Wu, Y. Cheng, A. K. Srivastava, N. N. Schulz, and H. L. Ginn, "Hardware in the loop test for power system modeling and simulation," in Proc. PSCE/IEEE PES, Oct. 29, 2006-Nov. 1, 2006, pp. 1892-1897.
4. S. Palla, A. K. Srivastava, and N. N. Schulz, "Hardware in the loop test for relay model validation," in Proc. IEEE ESTS, May 21-23, 2007, pp. 449-454.
5. X. Wu, H. Figueroa, and A. Monti, "Testing of digital controllers using real-time hardware in the loop simulation," in Proc. IEEE 35th PESC, Jun. 20-25, 2004, vol.5, pp. 3622-3627.
6. S. Kain, F. Schiller, and S. Dominka, "Reuse of models in the lifecycle of production plants using HiL simulation models for diagnosis," in Proc. IEEE ISIE, 2009, pp. 1802-1807.
7. B. Lu, X.Wu, H. Figueroa, and A.Monti, "A low-cost real-time hardwarein- the-loop testing approach of power electronics controls," IEEE Trans. Ind. Electron., vol.54, no.2, pp. 919-931, Apr. 2007.
8. M.Mauri, F. C. Dezza, and G.Marchegiani, "Hardware in the Loop (HIL) test bench for small-scale distributed generation systems," in Proc. IEEE ISIE, Jun. 30-Jul. 2, 2008, pp. 2177-2182.
9. D. Zhang and H. Li, "Stochastic-based FPGA controller for an induction motor drive with integrated neural network algorithms," IEEE Trans. Ind. Electron., vol.55, no.2, pp. 551-561, Feb. 2008.
10. G. G. Parma and V. Dinavahi, "Real-time digital hardware simulation of power electronics and drives," IEEE Trans. Power Del., vol.22, no.2, pp. 1235-1246, Apr. 2007.
11. A. Bouscayrol, P. Delarue, and B. Lemaire-Semail, "Graphical description for hardware-in-the-loop simulation," in Proc. IEEE ISIE, Jun. 30-Jul. 2, 2008, pp. 2140-2145.
12. A. Bouscayrol, X. Guillaud, P. Delarue, and B. Lemaire-Semail, "Energetic macroscopic representation and inversion-based control illustrated on a wind energy conversion systems using HIL simulation," IEEE Trans. Ind. Electron., vol.56, no.12, pp. 4826-4835, Dec. 2009.
13. A. Bertacchini, P. Pavan, L. Tamagnini, M. Mistrorigo, and M. Morandi, "Hardware-in-the-loop approach for redundant brushless motor control system," in Proc. 32nd IEEE IECON, Nov. 6-10, 2006, pp. 4054-4059.
14. H. Li, M. Steurer, S. Woodruff, K. L. Shi, and D. Zhang, "Development of a unified design, test, and research platform for wind energy systems based on hardware-in-the-loop real time simulation," IEEE Trans. Ind. Electron., vol.53, no.4, pp. 1144-1151, Jun. 2006.
15. S. Trabelsi, "Umrichterpruefung mit Hardware-in-the-Loop und Einsatz einer neuartigen schnellen oberschwingungsarmen Leistungsendstufe," Ph.D. dissertation, Technische Universitaet Braunschweig, Braunschweig, Germany, 2004.
16. W. Leonhard, Control of Electrical Drives, 3rd ed. Berlin, Germany: Springer-Verlag, 2001.
17. B. Amlang, S. Trabelsi, and W. Schumacher, Multilevel-Umrichter in Parallelstruktur: Ein neues Schaltungskonzept mit glatter Ausgangsspannung. Nuernberg, Germany: Fachmesse & Kongress, Nov. 26-28, 2002.
18. S. L. Baciu, S. Trabelsi, B. Amlang, and W. Schumacher, "Linverter a low-harmonic and high-bandwidth inverter based on a parallel multilevel structure," in Proc. IEEE 35th PESC, Jun. 20-25, 2004, vol.5, pp. 3927-3931.
19. S. Grubic, Elektronische Hardware-in-the-Loop-Lastsimulation von Drehfeldmaschinen unter Einsatz eines schnell schaltenden Umrichters mit sinusfoermigen Ausgangsspannungen. Braunschweig, Germany: Institut fuer Regelungstechnik, Technische Universitaet Braunschweig, 2006.
20. A. Wenzel, B. Amlang, C. Groeling, S. Grubic, and W. Schumacher, "Elektronische Hardware-in-the-Loop-Lastsimulation moderner Umrichterpruefstaende," in Proc. SPS/IPC/Drives Fachmesse Kongress, Nuernberg, Germany, Nov. 27-29, 2007.