FPGA-based template matching using distance transforms

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2002-January, Issue , 2002, Pages 89-97

  Hezel, S ^a   Kugel, A ^a   Manner R ^a   Gavrila, D M ^b  

^a UNIVERSITY OF MANNHEIM   (Germany)

^b DAIMLER AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENERAL PURPOSE COMPUTERS; IMAGE MATCHING; IMAGE SEGMENTATION; OBJECT RECOGNITION; TEMPLATE MATCHING;

COMPUTATIONAL COSTS; DETECTION METHODS; DISTANCE TRANSFORMS; EDGE INFORMATION; EDGE SEGMENTATION; FPGA ARCHITECTURES; GENERAL PURPOSE PROCESSORS; OBJECT DETECTION SYSTEMS;

OBJECT DETECTION;

EID: 77949395872     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2002.1106664     Document Type: Conference Paper

References (12)

1. D. M. Gavrila, "Multi-feature Hierarchical Template Matching Using Distance Transforms", in International Conference on pattern Recognition, pp. 439-444, Brisbane, 1998.
2. D. M. Gavrila, V. Philomin, "Real-Time Object Detection for "Smart" Vehicles", in Proc. Int. Conf. on Computer Vision, pp. 87-93, 1999.
3. G. Borgefors, "Distance Transformations in Digital Images" Computer Vision, Graphics, and Image Processing 34, pp. 344-371, 1986
4. 2", IEEE Transactions on Image Processing, Vol. 9, No. 12, Dec. 2000.
5. P. Dillinger, S. Hezel, H. Lauer: "FPGAs zur Echtzeit-Bildverarbeitung mit 1D/2D-FIR-Filteroperationen". Image Processing and Machine Vision, VDI Berichte 1572, Dusseldorf, pp. 213-218, 2000.
6. T Kean, A. Duncan, "A 800 Mpixel/sec Recongurable Image Correlator on XC6216", in Proceedings of FPL'97, pp. 382-391, 1997.
7. J. Villasenor, B. Schoner, K. Chia, and C. Zapta, et al., "Congurable Computing Solutions for Automatic Target Recognition", Proceedings of the 1996 Symposium on FPGAs for Custom Computing Machines, pp. 70-79, April 1996.
8. O. Brosch, P. Dillinger, K. Kornmesser, A. Kugel, R. Manner, M. Sessler, H. Simmler, H. Singpiel, S. Rühl, R. Lay and K.-H. Noffz, L. Levinson, "MicroEnable - A Recongurable FPGA Coprocessor", 4th Worksh. on Electronics for LHC Experiments", pp. 402-406, Rome, Italy, 1998.
9. S. Hezel, R. Männer, "Schnelle Berechnung von 2-D FIR-Filteroperationen mittels FPGA-Coprozessor mEnable", in W. Förstner e.a. (Hrsg.), Mustererkennung 1999, 21. DAGM Symposium, Springer, pp. 250-257, Sept. 1999.
10. K. Kornmesser, A. Kugel, R. Männer, "The FPGA Development System CHDL", Proceedings of the 2001 Symposium on FPGAs for Custom Computing Machines, April 2001.
11. A. Kugel, "RACE-1 - A PCI-64 based High Performance FPGA Co-Processor", http://www-li5.ti.unimannheim.de/fpga/race/, Jan. 2002.
12. R. D. Turney, C. H. Dick, "Real Time Image Rotation and Resizing, Algorithms and Implementations", www. Xilinx.com, 1999.