A novel quantum genetic algorithm for area optimization of FPRM circuits

3rd International Symposium on Intelligent Information Technology Application, IITA 2009

Volumn 3, Issue , 2009, Pages 408-411

  Dai, Jing ^a   Zhang, Huihong ^a  

^a NINGBO UNIVERSITY   (China)

Author keywords

Area optimization; FPRM circuit; Quantum genetic algorithm

Indexed keywords

AREA OPTIMIZATION; CROSSOVER OPERATOR; GENERIC ALGORITHM; GLOBALOPTIMUM; OPTIMIZATION EFFICIENCY; QUANTUM GENETIC ALGORITHM;

GENETIC ALGORITHMS; INFORMATION TECHNOLOGY; OPTIMIZATION;

MATHEMATICAL OPERATORS;

EID: 77649295227     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITA.2009.454     Document Type: Conference Paper

References (8)

1. Reddy S M, "Easily testable realization for logic functions", IEEE Trans. Computers, 1972, C-21(11):1183-1188.
2. H. Yang, E. C. Tan, "Optimization of multi-output fixed-polarity Reed-Muller circuits using the genetic algorithm", Journal of Electronics, 1999, 86(6): 663-670.
3. Pengjun Wang, Jingang Lu, Chen Ken, Xu Jian, "Low power polarity conversion based on the whole annealing geneticalgorithm",.Journal of Semiconductors, 2008, 29(2):298-303.
4. Kuk-Hyun Han, Jong-Hwan Kim, "Quantum-inpired evolutionary algorithm for a class of combination optimization", IEEE transactions on Evolutionary Computation, 2002, 6(6): 580-592.
5. Shuanfeng Zhao, Guanghua Xu, Tangfei Tao, Lin Liang, "Real-coded chaotic quantum-inspired genetic algorithm for training of fuzzy neural networks", Computers and Mathematics with Applications, 2009, 57: 2009-2015.
6. Jinwei Gu, Xingsheng Gu, Manzhan Gu, "A novel parallel quantum genetic algorithm for stochastic job shop scheduling", Journal of Mathematical Analysis and Applications, 2009, 355: 63-81.
7. M. Yang, L. Wang, J.R. Tong, A.E.A. Almaini, "Techniques for dual forms of Reed-Muller expansion conversion", Integration, the VLSI journal 41, 2008: 113-122.
8. Pengjun WANG, Jingang LU, "Searching the best polarity for low power dissipation based on XNOR/OR logic", ACTA Electronica SINICA. 2008, 36(5):993-997.