메뉴 건너뛰기




Volumn 57, Issue 2, 2010, Pages

Tight bounds for clock synchronization

Author keywords

Bounded rates; Global skew; Gradient property; Local skew; Variable clock drifts; Worst case analysis

Indexed keywords

CLOCK DRIFT; CLOCK RATE; CLOCK SKEWS; CLOCK SYNCHRONIZATION; DISTRIBUTED SYSTEMS; GENERAL MODEL; MESSAGE DELAY; NEIGHBORING NODES; NETWORK DIAMETER; NUMBER AND SIZE; REAL TIME; SYNCHRONIZATION MODELS; TIGHT BOUND; TIME PERIODS; UPPER AND LOWER BOUNDS; WORST-CASE ANALYSIS;

EID: 76849092426     PISSN: 00045411     EISSN: 1557735X     Source Type: Journal    
DOI: 10.1145/1667053.1667057     Document Type: Article
Times cited : (47)

References (23)
  • 1
    • 0022144867 scopus 로고
    • Complexity of network synchronization
    • AWERBUCH, B. 1985. Complexity of network synchronization. J. ACM 32, 4, 804-823.
    • (1985) J. ACM , vol.32 , Issue.4 , pp. 804-823
    • Awerbuch, B.1
  • 2
    • 0141664472 scopus 로고    scopus 로고
    • Closed form bounds for clock synchronization under simple uncertainty assumptions
    • BIAZ, S., AND LUNDELIUS WELCH, J. 2001. Closed form bounds for clock synchronization under simple uncertainty assumptions. Inf. Proc. Lett. 80, 3, 151-157.
    • (2001) Inf. Proc. Lett. , vol.80 , Issue.3 , pp. 151-157
    • Biaz, S.1    Lundelius Welch, J.2
  • 3
    • 84978422134 scopus 로고    scopus 로고
    • Fine-grained network time synchronization using reference broadcasts
    • ELSON, J., GIROD, L., AND ESTRIN, D. 2002. Fine-grained network time synchronization using reference broadcasts. ACM SIGOPS Ope. Syst. Rev. 36, 147-163.
    • (2002) ACM SIGOPS Ope. Syst. Rev. , vol.36 , pp. 147-163
    • Elson, J.1    Girod, L.2    Estrin, D.3
  • 5
    • 34250840931 scopus 로고    scopus 로고
    • Fault-tolerant distributed clock generation in VLSI systems-on-chip
    • DOI 10.1109/EDCC.2006.11, 4020838, Proceedings - Sixth European Dependable Computing Conference, EDCC 2006
    • FÜGGER, M., SCHMID, U., FUCHS, G., AND KEMPF, G. 2006. Fault-tolerant distributed clock generation in VLSI systems-on-Chip. In Proceedings of the 6th European Dependable Computing Conference (EDCC-6). 87-96. (Pubitemid 47159811)
    • (2006) Proceedings - Sixth European Dependable Computing Conference, EDCC 2006 , pp. 87-96
    • Fugger, M.1    Schmid, U.2    Fuchs, G.3    Kempf, G.4
  • 7
    • 50249146960 scopus 로고    scopus 로고
    • Bonn Tools: Mathematical innovation for layout and timing closure of systems on a chip
    • KORTE, B., RAUTENBACH, D., AND VYGEN, J. 2007. BonnTools: Mathematical innovation for layout and timing closure of systems on a chip. Proc. IEEE 95, 3, 555-572.
    • (2007) Proc. IEEE , vol.95 , Issue.3 , pp. 555-572
    • Korte, B.1    Rautenbach, D.2    Vygen, J.3
  • 14
    • 0021470560 scopus 로고
    • An upper and lower bound for clock synchronization
    • LUNDELIUS WELCH, J., AND LYNCH, N. 1984. An upper and lower bound for clock synchronization. Inf. Cont. 62, 2/3, 190-204.
    • (1984) Inf. Cont. , vol.62 , Issue.2-3 , pp. 190-204
    • Lundelius Welch, J.1    Lynch, N.2
  • 17
    • 0026242010 scopus 로고
    • Internet time synchronization: The network time protocol
    • MILLS, D. 1991. Internet time synchronization: The network time protocol. IEEE Trans. Commu. 39, 1482-1493.
    • (1991) IEEE Trans. Commu. , vol.39 , pp. 1482-1493
    • Mills, D.1
  • 23
    • 0023384521 scopus 로고
    • Optimal clock synchronization
    • SRIKANTH, T. K., AND TOUEG, S. 1987. Optimal clock synchronization. J. ACM 34, 3, 626-645.
    • (1987) J. ACM , vol.34 , Issue.3 , pp. 626-645
    • Srikanth, T.K.1    Toueg, S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.