Repeater block planning under simultaneous delay and transition time constraints

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 540-544

  Sarkar, Probir ^a   Koh, Cheng Kok ^b  

^a Wireless Communications Division   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK PLANNING; GHZ FREQUENCIES; NEW APPROACHES; SIGNAL TRANSITION; TARGET DELAY; TIMING CONSTRAINTS; TRANSITION RATES; TRANSITION TIME CONSTRAINT;

EXHIBITIONS;

EID: 75649145804     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915076     Document Type: Conference Paper

References (12)

1. C. J. Alpert and A. Devgan. Wire segmenting for improved buffer insertion. In Proc. Design Automation Conf, pages 588-593, 1997.
2. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. In Proc. Design Automation Conf, pages 362-367, 1998.
3. H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.
4. C.-P. Chen and N. Menezes. Noise-aware repeater insertionand wire-sizing for on-chip interconnect using hierarchical moment-matching. In Proc. Design Automation Conf, pages 502-506, 1999.
5. Collaborative Benchmarking Laboratory, North Carolina State University. http://www.cbl.ncsu.edu/CBL-Docs/lys92.html: Layout-Synth'92 Benchmark Information.
6. J. Cong, L. He, C.-K. Koh, and P. H. Madden. Performance optimization of VLSI interconnect layout. Integration, the VLSI Journal, 21:1-94, 1996.
7. J. Cong, T. Kong, and D. Z. Pan. Buffer block planning for interconnect-driven floorplanning. In Proc. Int. Conf. on Computer Aided Design, pages 358-363, 1999.
8. W. C. Elmore. The transient response of damped linear networks with particular regard to wide-band amplifiers. Journal of Applied Physics, 19(1):55-63, January 1948.
9. J. Lillis, C. K. Cheng, and T. T. Y. Lin. Optimal wire sizing and buffer insertion for low power and a generalized delay model. In Proc. Int. Conf. on Computer Aided Design, pages 138-143, November 1995.
10. P. H. Madden. Partitioning by iterative deletion. In Proc. Int. Symp. on Physical Design, pages 83-89, 1999.
11. P. Sarkar, V. Sundararaman, and C.-K. Koh. Routabilitydriven repeater block planning for interconnect-centric floorplanning. In Proc. Int. Symp. on Physical Design, pages 186-191, April 2000.
12. L. P. P. P. Van Ginneken. Buffer placement in distributed RC-tree networks for minimal Elmore delay. In Proc. IEEE Int. Symp. on Circuits and Systems, pages 865-868, 1990.