CMOS distributed amplifiers with extended flat bandwidth and improved input matching using gate line with coupled inductors

IEEE Transactions on Microwave Theory and Techniques

Volumn 57, Issue 12, 2009, Pages 2862-2871

  Entesari, Kamran ^a   Tavakoli, Ahmad Reza ^a,b   Helmy, Ahmed ^a  

^a Department of Electrical and Computer Engineering   (United States)

^b Aquantia Corporation   (United States)

Author keywords

Complementary metal oxide semiconductor (CMOS); Coupled inductors; Distributed amplifiers; Monolithic microwave integrated circuit

Indexed keywords

ANALYSIS AND DESIGN; BANDWIDTH EXTENSION; CASCODE; CMOS DISTRIBUTED AMPLIFIERS; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; COUPLED INDUCTOR; DISTRIBUTED AMPLIFIER; DISTRIBUTED AMPLIFIERS; FLAT-GAIN; GAIN STAGES; INDUCTOR COUPLING; INPUT AND OUTPUTS; INPUT MATCHING; METAL OXIDE SEMICONDUCTOR; PEAKING INDUCTORS; POWER CONSUMPTION; POWER GAINS;

BANDWIDTH; BROADBAND AMPLIFIERS; DIELECTRIC DEVICES; INTEGRATED CIRCUITS; MICROWAVE CIRCUITS; MICROWAVE INTEGRATED CIRCUITS; MICROWAVES; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS;

COUPLED CIRCUITS;

EID: 73049115603     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2009.2034044     Document Type: Article

References (11)

1. T. T. Y. Wong, Fundamentals of Distributed Amplification. Norwood, MA: Artech House, 1993.
2. R. C. Liu, C. S. Lin, K. L. Deng, and H.Wang, "A 0.5-14 GHz 10.6-dB CMOS cascode distributed amplifier," in Proc. IEEE VLSI Circuits Symp. Dig., Jun. 2003, pp. 139-140.
3. R. C. Liu, K. L. Deng, and H.Wang, "A 0.6-22 GHz CMOS broadband distributed amplifier," in Proc. IEEE RFIC Symp. Dig., Jun. 2003, pp. 103-106.
4. H. Shigematsu, M. Sato, T. Hiroce, F. Brewer, and M. Rodwell, "40 GB/s CMOS distributed amplifier for fiber-optic communication systems," in Proc. IEEE Int. Solid-State Conf., Feb. 2004, pp. 476-477.
5. M. Tsai, K. Deng, and H. Wang, "A miniature 25-GHz 9-dB CMOS cascaded single-stage distributed amplifier," IEEE Microw. Wireless Compon. Lett., vol. 14, no. 12, pp. 554-556, Dec. 2004.
6. F. Zhang and P. Kinget, "Low-power programmable gain CMOS distributed amplifier," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1333-1343, Jun. 2006.
7. P. Heydari, "Design and analysis of a performance-optimized CMOS UWB distributed LNA," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1892-1905, Sep. 2007.
8. J. C. Chien and L. H. Lu, "40-Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2715-2725, Dec. 2007.
9. Y. Wang and A. Hajimiri, "A compact low noise weighted distributed amplifier in CMOS," in Proc. IEEE Int. Solid-State Conf., Feb. 2009, pp. 220-221.
10. T. Hancock, I. Gresham, and G. M. Rebeiz, "Compact low phase-noise 23 GHz VCO fabricated in a commercial SiGe bipolar process," in Proc. IEEE Eur. Microw. Symp. Dig., Oct. 2003, pp. 575-578.
11. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Broderson, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.