Improving flash wear-leveling by proactively moving static data

IEEE Transactions on Computers

Volumn 59, Issue 1, 2010, Pages 53-65

  Chang, Yuan Hao ^a   Hsieh, Jen Wei ^b   Kuo, Tei Wei ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Endurance; Flash memory; Reliability; Wear leveling

Indexed keywords

ENDURANCE; FLASH TRANSLATION LAYER; IMPLEMENTATION DESIGN; LEVELING MECHANISM; NAND FLASH; PHYSICAL ADDRESS; SPACE REQUIREMENTS; STRONG DEMAND; UPDATED DATA; WEAR LEVELING;

DURABILITY; LEVELING (MACHINERY); RELIABILITY;

FLASH MEMORY;

EID: 72949112022     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2009.134     Document Type: Article

References (37)

1. Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, "Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design," Proc. 44th ACM/IEEE Design Automation Conf. (DAC), June 2007.
2. "Flash Cache Memory Puts Robson in the Middle," Intel, 2006.
3. "Software Concerns of Implementing a Resident Flash Disk," Intel Corporation, 2005.
4. M. Wu and W. Zwaenepoel, "eNVy: A Non-Volatile Main Memory Storage System," Proc. Sixth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 86-97, 1994.
5. "Windows ReadyDrive and Hybrid Hard Disk Drives," technical report, Microsoft, http://www.microsoft.com/whdc/device/ storage/hybrid.mspx, 2007.
6. "Hybrid Hard Drives with Non-Volatile Flash and Longhorn," Microsoft Corporation, 2005.
7. "DRAM Market-Share Games Shifting from a Knockout to a Marathon; 4xnm Process and Multi-Bit/Cell as Fundamental Criteria to Judge Nand Flash Production Competitiveness," technical report, DRAMeXchange, http://www.dramexchange. com/weeklyresearch/Post/2/587.aspx, Apr. 2008.
8. K9F2808U0B 16M * 8 Bit NAND Flash Memory Data Sheet, Samsung Electronics, 2001.
9. NAND Flash Memory MLC, Spectek, 2003.
10. "NAND08G×3C2A 8Gbit Multi-Level NAND Flash Memory," STMicroelectronics, 2005.
11. K9GAG08U0M 2G × 8bit NAND Flash Memory Data Sheet, Samsung Electronics, Sept. 2006.
12. A. Ban, Flash File System US Patent 5,404,485, M-Systems, 1995.
13. "FTL Logger Exchanging Data with FTL Systems," technical report, Intel Corporation, 1995.
14. "Flash-Memory Translation Layer for NAND Flash (NFTL)," M-Systems, 1998.
15. "Understanding the Flash Translation Layer (FTL) Specification," technical report, Intel Corporation, http://developer. intel.com/, Dec. 1998.
16. L.-P. Chang and T.-W. Kuo, "An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems," Proc. IEEE Real-Time and Embedded Technology and Applications Symp., pp. 187-196. 2002.
17. A. Kawaguchi, S. Nishioka, and H. Motoda, "A Flash-Memory Based File System," Proc. 1995 USENIX Technical Conf., pp. 155-164. Jan. 1995.
18. C.-H. Wu and T.-W. Kuo, "An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems," Proc. IEEE/ACM 2006 Int'l Conf. Computer-Aided Design (ICCAD), Nov. 2006.
19. Q. Xin, E.L. Miller, T. Schwarz, D.D. Long, S.A. Brandt, and W. Litwin, "Reliability Mechanisms for Very Large Storage Systems," Proc. 20th IEEE/11th NASA Goddard Conf. Mass Storage Systems and Technologies (MSS '03), pp. 146-156, Apr. 2003.
20. K.S. Yim, H. Bahn, and K. Koh, "A Flash Compression Layer for SmartMedia Card Systems," IEEE Trans. Consumer Electronics, vol.50, no.1, pp. 192-197, Feb. 2004.
21. "Increasing Flash Solid State Disk Reliability," technical report, SiliconSystems, http://www.storagesearch.com/siliconsys-art1. html, Apr. 2005.
22. A. Ban and R. Hasbaron, "Wear Leveling of Static Areas in Flash Memory," US Patent 6,732,221, M-Systems, May 2004.
23. L.-P. Chang, "On Efficient Wear-Leveling for Large-Scale Flash-Memory Storage Systems," Proc. 22nd ACM Symp. Applied Computing (ACM SAC), Mar. 2007.
24. E. Gal and S. Toledo, "Algorithms and Data Structures for Flash Memories," ACM Computing Surveys, vol.37, no.2, pp. 138-163, June 2005.
25. M.-L. Chiang, P.C.H. Lee, and R.-C. Chang, "Using Data Clustering to Improve Cleaning Performance for Flash Memory," Software: Practice and Experience, vol.29, no.3, pp. 267-290, May 1999.
26. J.-W. Hsieh, L.-P. Chang, and T.-W. Kuo, "Efficient On-Line Identification of Hot Data for Flash-Memory Management," Proc. 2005 ACM Symp. Applied Computing, pp. 838-842, Mar. 2005.
27. S.-J. Syu and J. Chen, "An Active Space Recycling Mechanism for Flash Storage Systems in Real-Time Application Environment," Proc. 11th IEEE Int'l Conf. Embedded and Real-Time Computing Systems and Application (RTCSA '05), pp. 53-59, 2005.
28. D. Shmidt, "Technical Note: Trueffs Wear-Leveling Mechanism (tn-doc-017)," technical report, M-System, 2002.
29. A. Ben-Aroya and S. Toledo, "Competitive Analysis of Flash-Memory Algorithms." Proc. 14th Conf. Ann. European Symp., 2006.
30. M. Spivak and S. Toledo, "Storing a Persistent Transactional Object Heap on Flash Memory," Proc. 2006 ACM SIGPLAN / SIGBED Conf. Language, Compilers, and Tool Support for Embedded Systems (LCTES '06), pp. 22-33, 2006.
31. "256 MB Cruzer Micro USB Flash Disk," SanDisk, 2001.
32. "iSuppli Warns of NAND Flash Slowdown in 2008," technical report, iSuppli, http://www.isuppli.com/news/default. asp?id=8805, Feb. 2008.
33. "DRAM Contract Prices Slips 5% in 1HJun, Hopes for a Price Rebound May Occur in July; Taiwan's miCARD to Offer More Choice," technical report, DRAMeXchange, http://www. dramexchange.com/weeklyresearch/Post/2/537.aspx, June 2007.
34. R. Dan and R. Singer, Implementing MLC NAND Flash Memory for Cost-Effective, High-Capacity Memory, M-Systems, Sept. 2003.
35. "The Default Cluster Size for the NTFS and FAT File Systems," Microsoft, http://support.microsoft.com/kb/314878/, 2002.
36. "K9E2G08U0M 256M * 8 Bit NAND Flash Memory Data Sheet," Samsung Electronics, 2005.
37. M. Rosenblum and J.K. Ousterhout, "The Design and Implementation of a Log-Structured File System," ACM Trans. Computer Systems, vol.10, no.1, pp. 26-52, 1992.