메뉴 건너뛰기




Volumn , Issue , 2009, Pages 25-28

Normally-off AlGaN/GaN HFETs using NiOx Gate with recess

Author keywords

[No Author keywords available]

Indexed keywords

ALGAN/GAN HFETS; BREAKDOWN VOLTAGE; FOUR-ORDER; GATE ELECTRODES; GATE WIDTHS; GATE-LEAKAGE CURRENT; MAXIMUM DRAIN CURRENT; MOSFETS; ON-RESISTANCE; P-TYPE; SI SUBSTRATES;

EID: 72949110662     PISSN: 10636854     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPSD.2009.5157992     Document Type: Conference Paper
Times cited : (64)

References (10)
  • 1
    • 12344314332 scopus 로고    scopus 로고
    • High-Voltage Normally Off GaN MOSFETs on Sapphire Substrates
    • Jan
    • K. Matocha, T. P. Chow, and R. J. Gutmann, "High-Voltage Normally Off GaN MOSFETs on Sapphire Substrates," IEEE Trans. Electron Devices, vol. 52, no. 1, pp. 6-10, Jan 2005.
    • (2005) IEEE Trans. Electron Devices , vol.52 , Issue.1 , pp. 6-10
    • Matocha, K.1    Chow, T.P.2    Gutmann, R.J.3
  • 2
    • 22944461728 scopus 로고    scopus 로고
    • High-Performance Enhancement-Mode AlGaN/GaN HEMTs Using Fluoride-Based Plasma Treatment
    • July
    • Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, "High-Performance Enhancement-Mode AlGaN/GaN HEMTs Using Fluoride-Based Plasma Treatment," IEEE Electron Device Lett., vol. 26, no. 7, pp. 435-437, July 2005.
    • (2005) IEEE Electron Device Lett , vol.26 , Issue.7 , pp. 435-437
    • Cai, Y.1    Zhou, Y.2    Chen, K.J.3    Lau, K.M.4
  • 3
    • 33646005526 scopus 로고    scopus 로고
    • Low-Leakage-Current Enhancement-Mode AlGaN/GaN Heterostructure Field-Effect Transistor Using p-Type Gate Contact
    • N. Tsuyukuchi, K. Nagamatsu, Y. Hirose, M. Iwaya, S. Kamiyama, H. Amano and I. Akasaka, "Low-Leakage-Current Enhancement-Mode AlGaN/GaN Heterostructure Field-Effect Transistor Using p-Type Gate Contact," Jpn. J. Appl. Phys., vol. 45, no. 11, pp. L319-L321, 2006.
    • (2006) Jpn. J. Appl. Phys , vol.45 , Issue.11
    • Tsuyukuchi, N.1    Nagamatsu, K.2    Hirose, Y.3    Iwaya, M.4    Kamiyama, S.5    Amano, H.6    Akasaka, I.7
  • 6
    • 34547871351 scopus 로고    scopus 로고
    • Enhancement Mode Operation and Ultraviolet Responsivity of n-Channel GaN Metal-Insulator- Semiconductor Field Effect Transistor with Schottky Barrier Source and Drain
    • H. Lee, H. Cho, H. An, J. Lee, and S. Hahm, "Enhancement Mode Operation and Ultraviolet Responsivity of n-Channel GaN Metal-Insulator- Semiconductor Field Effect Transistor with Schottky Barrier Source and Drain," Jpn. J. Appl. Phys., vol. 46, no. 4B, pp. 2348-2351, 2007.
    • (2007) Jpn. J. Appl. Phys , vol.46 , Issue.4 B , pp. 2348-2351
    • Lee, H.1    Cho, H.2    An, H.3    Lee, J.4    Hahm, S.5
  • 7
  • 8
    • 47249146111 scopus 로고    scopus 로고
    • AlGaN/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications
    • July
    • T. Oka, and T. Nozawa, "AlGaN/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications," IEEE Electron Device Lett. vol. 29, no. 8, pp. 668-670, July 2008.
    • (2008) IEEE Electron Device Lett , vol.29 , Issue.8 , pp. 668-670
    • Oka, T.1    Nozawa, T.2
  • 9
    • 34547850386 scopus 로고    scopus 로고
    • 20mΩ, 750V High-Power AlGaN/GaN Heterostructure Field-Effect Transistors on Si Substrate
    • S. Iwakami, O. Machida, M. Yanagihara, T. Ehara, N. Kaneko, H. Goto, and A. Iwabuchi, "20mΩ, 750V High-Power AlGaN/GaN Heterostructure Field-Effect Transistors on Si Substrate," Jpn, J. Appl. Phys., vol 46, no. 24, pp. 587-589, 2007.
    • (2007) Jpn, J. Appl. Phys , vol.46 , Issue.24 , pp. 587-589
    • Iwakami, S.1    Machida, O.2    Yanagihara, M.3    Ehara, T.4    Kaneko, N.5    Goto, H.6    Iwabuchi, A.7
  • 10
    • 34548410951 scopus 로고    scopus 로고
    • Evaluation of AlGaN/GaN Heterostructure Field-Effect Transistors on Si Substrate in Power Factor Correction Circuit
    • S. Iwakami, O. Machida, Y. Izawa, R. Baba, M. Yanagihara, T. Ehara, N. Kaneko, H. Goto, and A. Iwabuchi, "Evaluation of AlGaN/GaN Heterostructure Field-Effect Transistors on Si Substrate in Power Factor Correction Circuit," Jpn, J. Appl. Phys., vol 46, no. 29, pp. 721-723, 2007.
    • (2007) Jpn, J. Appl. Phys , vol.46 , Issue.29 , pp. 721-723
    • Iwakami, S.1    Machida, O.2    Izawa, Y.3    Baba, R.4    Yanagihara, M.5    Ehara, T.6    Kaneko, N.7    Goto, H.8    Iwabuchi, A.9


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.