|
Volumn , Issue , 2009, Pages
|
SRAM cell design considerations for SOI technology
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BURIED OXIDES;
CMOS TECHNOLOGY;
COMPACT MODELING;
DOPING PROFILES;
FULLY DEPLETED SOI;
GATE LENGTH;
LINE EDGE ROUGHNESS;
PROCESS-INDUCED VARIATION;
SOI FINFETS;
SOI TECHNOLOGY;
SRAM CELL;
THREE DIMENSIONAL DEVICE SIMULATIONS;
CMOS INTEGRATED CIRCUITS;
SENSITIVITY ANALYSIS;
STATIC RANDOM ACCESS STORAGE;
THREE DIMENSIONAL;
SILICON ON INSULATOR TECHNOLOGY;
|
EID: 72449142757
PISSN: 1078621X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/SOI.2009.5318784 Document Type: Conference Paper |
Times cited : (5)
|
References (21)
|