An effective synchronization approach for fast and accurate multi-core instruction-set simulation

Embedded Systems Week 2009 - Proceedings of the 7th ACM International Conference on Embedded Software, EMSOFT '09

Volumn , Issue , 2009, Pages 197-203

  Wu, Meng Huan ^a   Fu, Cheng Yang ^a   Wang, Peng Chih ^a   Tsay, Ren Song ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Binary translation; Instruction set simulator; Multi core; Synchronization

Indexed keywords

BINARY TRANSLATION; DATA DEPENDENCIES; INSTRUCTION-SET SIMULATOR; MILLION INSTRUCTIONS PER SECONDS; MULTI CORE; SIMULATION RESULT; SIMULATION SPEED;

BINARY CODES; CIRCUIT SIMULATION; EMBEDDED SOFTWARE; PLASMA WAVES; SYNCHRONIZATION;

EMBEDDED SYSTEMS;

EID: 72249120174     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629335.1629362     Document Type: Conference Paper

References (17)

1. Simplescalar, available at www.simplescalar.com
2. J. Zhu and D. D. Gajski, "A retargetable, ultra-fast instruction set simulator," in DATE '99: Proceedings of the conference on Design, automation and test in Europe. pp. 62-69, 1999.
3. B. Cmelik and D. Keppel, "Shade: a fast instruction-set simulator for execution profiling," in SIGMETRICS '94: Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems. pp. 128-137, 1994.
4. E. Witchel and M. Rosenblum, "Embra: fast and flexible machine simulation," in SIGMETRICS '96: Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems. pp. 68-79, 1996.
5. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann, "A universal technique for fast and flexible instruction-set architecture simulation," in DAC '02: Proceedings of the 39th conference on Design automation. pp. 22-27, 2002.
6. M. Reshadi, P. Mishra, and N. Dutt, "Instruction set compiled simulation: a technique for fast and flexible instruction set simulation," in DAC '03: Proceedings of the 40th conference on Design automation. pp. 758-763, 2003.
7. F. Bellard, "QEMU, a fast and portable dynamic translator," in Proc. of the USENIX Annual Technical Conference, pp. 41-46, 2005.
8. W. Qin, J. D'Errico, and X. Zhu, "A multiprocessing approach to accelerate retargetable and portable dynamiccompiled instruction-set simulation," in CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/ software codesign and system synthesis. pp. 193-198, 2006.
9. R. L. Sites, A. Chernoff, M. B. Kirk, M. P. Marks, and S. G. Robinson, "Binary translation," Commun. ACM, vol. 36, no. 2, pp. 69-81, 1993.
10. J. Schnerr, O. Bringmann, and W. Rosenstiel, "Cycle accurate binary translation for simulation acceleration in rapid prototyping of socs," in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe. pp. 792-797, 2005.
11. S. Mukherjee et al., "Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator," in Concurrency, IEEE, vol. 8, pp. 12-20, 2000.
12. J. Jung, S. Yoo, and K. Choi, "Performance improvement of multi-processor systems cosimulation based on sw analysis," in DATE '01: Proceedings of the conference on Design, automation and test in Europe. pp. 749-753, 2001.
13. D. Kim, Y. Yi, and S. Ha, "Trace-driven hw/sw cosimulation using virtual synchronization technique," in DAC '05: Proceedings of the 42nd annual conference on Design automation. pp. 345-348, 2005.
14. th ed., 2007.
15. Y. Hwang, S. Abdi, and D. Gajski, "Cycle-approximate retargetable performance estimation at the transaction level," in DATE '08: Proceedings of the conference on Design, automation and test in Europe. pp. 3-8, 2008.
16. Andes, available at www.andestech.com
17. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The splash-2 programs: characterization and methodological considerations," in ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture. pp. 24-36, 1995.