Using ant colony optimization for routing in VLSI chips

AIP Conference Proceedings

Volumn 1117, Issue , 2009, Pages 145-156

  Arora, Tamanna ^a   Moses, Melanie ^a  

^a University of New Mexico   (United States)

Author keywords

Ant Golony Optimization; Routing; VLSI Design

Indexed keywords

EID: 70450263706     PISSN: 0094243X     EISSN: 15517616     Source Type: Conference Proceeding    
DOI: 10.1063/1.3130616     Document Type: Conference Paper

References (30)

1. C. Webb, 45nm Design for Manufacturing. Intel Technology e-Joumal 12, 121-130 (2008).
2. R.C. Dorf The Electrical Engineering Handbook, 2006, pp.4-16, pp.4-17.
3. N.A. Sherwani, S. Bhingarde and A. Panyam. Routing in the Third Dimension, 1995, pp.31-34, pp.24-27.
4. N. Sherwani, Algorithms for VLSI Physical Design Automation, 3" Edition, 1998, pp.205-236.
5. W.R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A.M. Sule, M. Steer and P.D. Franzon, Design and Test of Computers, 2005, pp.498-510. 155
6. R. Joobbani, An Artificial Intelligence Approach to VLSI Routing, PhD thesis, Carnegie-Mellon University, 1985.
7. R. Joobbani and D.P. Siewiorek, WEAVER: a knowledge-based routing expert. Proceedings of the 22nd ACM/IEEE conference on Design automation, Nevada, Las Vegas, 1985, pp.266-272.
8. C. Sechen, VLSI Placement and Global Routing using Simulated Annealing, 1988, pp.35-49, pp.247-251.
9. J. Lienig, A parallel genetic algorithm for performance-driven VLSI routing. IEEE Transactions on Evolutionary Computation 1, 29-39 (1997).
10. Y. Shi, P. Mesa, H.Yu and L.He, Circuit Simulation Based Obstacle-Aware Steiner Routing, Proceedings of the 43rd annual conference on Design automation, San Francisco, CA, 2006, pp.385-388.
11. Y. Hu, T. Jing, X. Hong, Z. Feng, X. Hu and G. Yan, An Efficient Rectilinear Steiner Minimum Tree Algorithm Based on Ant Colony Optimization. Proceedings of IEEE International Conference on Communications, Circuits and Systems 2, 1276-1280 (2004).
12. L. Luyet, S. Varone and N. Zufferey, An Ant Algorithm for the Steiner Tree Problem in graphs. Applications of Evolutionary Computing. Evo Workshops, Valencia, Spain, 2007, pp.42-51.
13. C.J. Alpert, The Ispd98 Circuit Benchmark Suite. Proceedings of the 1998 ACM International Symposium on Physical Design, 1998, pp.80-85.
14. M. Shah and G. Blelloch. Algorithms in Real World. Lecture 18, VLSI Physical Design 2, Carnegie Mellon University.
15. C. Ababei, Y. Feng, B. Goplen, H. Mogal, T. Zhang, K. Bazargan, and S. Sapatnekar, Placement and Routing in 3D Integrated Circuits. IEEE Design & Test 22, 6, 520-531 (2005).
16. E. Bonabeau, M. Dorigo and G. Theraluaz, From Natural to Artificial Swarm Intelligence, 1999, pp.25- 98.
17. M. Dorigo, D.G. Caro and M.L. Gambardella, Ant Algorithms for distributed discrete Optimization, Artificial Life Z, 137-172(1999).
18. M. Dorigo and D.G. Caro, "The ant colony optimization metaheuristic". New ideas in optimization, 1999, pp. 11-30.
19. T. Stutzle and M. Dorigo, ACO Algorithms for the traveling salesman Problem. K. Miettinen, P. Neittaanmaki, Evolutionary Algorithms in Engineering and Computer Science, 1999, pp.160-184.
20. T. Stutzle and M. Dorigo, Ant Colony Optimization. MIT Press, 2004.
21. H.H Chen. Trigger, A Three Layer Gridless Channel Router. Proceedings of IEEE International Conference on Computer Aided Design, 1986, pp.196-199.
22. H.H Chen and E. Kuh, Glitter: A Gridless Variable-Width Channel Router. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1986, pp. 459-465.
23. D. Harris and M. Bushnell, Concepts in VLSI Design. Lecture 10 Wires, Harvey Mudd College and Rutgers University, http://www.caip.rutgers.edu/\ ~bushnell/vlsidesign/digvlsideslecl0.ppt, 2004.
24. B.J. LaMeres, Characterization of a Printed Circuit Board Via. B.S.E.E., Montana State University Technical Report EAS-ECE-2000-09, 1998.
25. H.W. Johnson and M. Graham, High Speed Signal Propagation, 2003, pp.345-350.
26. C. Koh, P.H. Madden, Manhattan or NonManhattan- A Study of Alternative VLSI Routing Architectures. Proceedings of the 10th Great Lakes symposium on VLSI, Chicago, Illinois, 2000, pp.47-52.
27. R. Kastner, E. Bozogzadeh, and M. Sarrafzadeh, Predictable routing. Proceedings IEEE/ACM International Conference on Computer-Aided Design, 2000, pp.110-113.
28. M. Pan and C. Chu, FastRoute 2.0: A High-quality and Efficient Global Router. Proceedings of the 2007 conference on Asia South Pacific design automation, 2007, pp.250-255.
29. C. Li, M. Xie, C. Koh and P.H. Madden, Routability-Driven Placement and White Space Allocation", Computer-Aided Design of Integrated Circuits and Systems 22, 410-419 (2003).
30. T. Stohr, M. Alt, A. Hetzel and J. Koehl, Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips. Proceedings of the 1998 international symposium on Physical design, 1998, pp.211-218.