A framework for efficient and scalable execution of domain-specific templates on GPUs

IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium

Volumn , Issue , 2009, Pages

  Sundaram, Narayanan ^a,b   Raghunathan, Anand ^a,c   Chakradhar, Srimat T ^a  

^a NEC LABORATORIES AMERICA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVEL; CODE GENERATORS; COMPUTING INDUSTRY; CONVOLUTIONAL NEURAL NETWORK; CRITICAL PROBLEMS; DOMAIN SPECIFIC; GPU COMPUTING; GPU IMPLEMENTATION; GPU PROGRAMMING; GRAPHICS CARD; GRAPHICS PROCESSING UNITS; INPUT DATAS; LARGE DATA; LARGE DATASETS; MANY-CORE COMPUTING; MEMORY FOOTPRINT; OPERATOR-SPLITTING; PARALLEL OPERATORS; PERFORMANCE IMPROVEMENTS; SOFTWARE FRAMEWORKS; VIDEO ANALYSIS;

COMPUTER SCIENCE; DATA TRANSFER; DISTRIBUTED PARAMETER NETWORKS; EDGE DETECTION; NEURAL NETWORKS; PARALLEL PROGRAMMING; PROGRAM PROCESSORS; SCALABILITY;

COMPUTER GRAPHICS EQUIPMENT;

EID: 70450029523     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2009.5161039     Document Type: Conference Paper

References (21)

1. CUDA Data Parallel Primitives Library. http://www. gpgpu.org/developer/ cudpp.
2. GPGPU community website. http ://www. gpgpu . org.
3. Torch5 library. http://torch5.sourceforge.net.
4. Advanced Micro Devices, Inc. AMD Stream Computing SDK. http://ati.amd.com/technology/ streamcomputing/index.html.
5. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: Stream computing on graphics hardware. In SIGGRAPH '04: ACM SIGGRAPH 2004 Papers, pages 777-786, 2004.
6. B. Catanzaro, N. Sundaram, and K. Keutzer. A map reduce framework for programming graphics processors. In Proc. Third Workshop on Software Tools for Multi Core Systems (STMCS), April 2008.
7. E. Cosatto, M. Miller, H. P. Graf, and J. S. Meyer. Grading nuclear pleomorphism on histological micrographs. In Proc. Int. Conf. Pattern Recognition, pages 1-4, 2008.
8. P. Dubey. A Platform 2015 Workload Model: Recognition, Mining and Synthesis Moves Computers to the Era of Tera, 2007. ftp ://download. intel. com/technology/computing/archinnov/ platform2015/download/RMS.pdf.
9. N. Een and N. Sorensson. Translating pseudo-Boolean constraints into SAT. Journal on Satisfiability, Boolean Modeling and Computation, 2:1-25, Jan 2006.
10. I. Gelado, J. Kelm, S. Ryoo, S. Lumetta, N. Navarro, and W. mei Hwu. CUBA: An architecture for efficient CPU/coprocessor data communication. In ICS '08: Proceedings of the 22nd annual international conference on Supercomput-ing, Jun 2008.
11. B. He, W. Fang, Q. Luo, N. K. Govindarajulu, and T Wang. Mars : A mapreduce framework for graphics processors. In Proc. Int. Conf. on Parallel Architectures and Compilation Techniques (PACT), October 2008.
12. T .J. Knight, J. Young, Park, M. Ren, M. Houston, M. Erez, K. Fatahalian, A. Aiken, W. J. Dally, and P. Hanrahan. Compilation for explicitly managed memory hierarchies. In PPoPP '07: Proceedings of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel programming, March 2007.
13. S. Lee, S.-J. Min, and R. Eigenmann. OpenMP to GPGPU: A compiler framework for automatic translation and optimization. In Proc. of the ACM Symposium on Principles and Practice of Parallel Programming (PPOPP'09). ACM Press, Feb. 2009.
14. M. Linderman, J. Collins, H. Wang, and T Meng. Merge: A programming model for heterogeneous multi-core systems. In ASPLOS XIII: Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, Mar 2008.
15. NVIDIA Corporation. NVIDIA CUDA, 2007. http:// nvidia.com/cuda.
16. J. Ramanujam. Toward automatic parallelization and auto-tuning of affine kernels for GPUs. In Workshop on Automatic Tuning for Petascale Systems, July 2008.
17. RapidMind, Inc. Rapidmind Multi-core Development Platform, http://www.rapidmind.net.
18. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. mei W. Hwu. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, pages 73-82, New York, NY, USA, 2008. ACM.
19. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S.-Z. Ueng, J. A. Stratton, and W mei W Hwu. Program optimization space pruning for a multithreaded GPU. In CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization, pages 195-204, New York, NY, USA, 2008. ACM.
20. D. Tarditi, S. Puri, and J. Oglesby. Accelerator: Using data parallelism to program GPUs for general-purpose uses. In ASPLOS-XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, Oct 2006.
21. P. Wang, J. Collins, G. Chinya, H. Jiang, X. Tian, M. Girkar, N. Yang, G.-Y Lueh, and H. Wang. EXOCHI: Architecture and programming environment for a heterogeneous multi-core multithreaded system. In PLDI '07: Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, Jun 2007.