Exploiting parallelism with dependence-aware scheduling

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2009, Pages 193-202

  Zhuang, Xiaotong ^a   Eichenberger, Alexandre E ^a   Luo, Yangchun ^b   O'Brien, Kevin ^a   O'Brien, Kathryn ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Inspector executor; Multicore; Partial parallelism; Runtime dependence analysis; Thread scheduling

Indexed keywords

COMPILE TIME; DATA DEPENDENCE; DEPENDENCE ANALYSIS; MEMORY ACCESS; MULTI CORE; MULTI-CORE PROCESSOR; NEGATIVE IMPACTS; RUN-TIME DATA; RUNTIMES; SOFTWARE-BASED; STRESS TEST; THREAD SCHEDULING;

PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

SCHEDULING;

EID: 70449652981     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2009.10     Document Type: Conference Paper

References (25)

1. The Sequoia Benchmarks from Lawrence Livermore National Laboratory's Advanced Simulation and Computing (ASC) Program. https://asc.llnl.gov/sequoia/ benchmarks/
2. Jenn-Yuan Tsai, Jian Huang, Christoffer Amlo, David J. Lilja, and Pen-Chung Yew, "The Superthreaded processor architecture," IEEE Transactions on Computers, 48(9), 1999.
3. Kunle Olukotun, Basem Nayfeh, Lance Hammond, Ken Wilson, and Kunyung Chang, "The case for a single-chip multiprocessor," ASPLOS 1996.
4. Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar, "Multiscalar processors," ISCA, June 1995.
5. J. Gregory Steffan and Todd C. Mowry, "The potential for using thread-level data speculation to facilitate automatic parallelization," HPCA, February 1998.
6. L. Rauchwerger, N. Amato, and D. Padua. A scalable method for runtime loop parallelization. IJPP, 26(6), July 1995.
7. C. Zhu and P. C. Yew. A scheme to enforce data dependence on large multiprocessor systems. IEEE Trans. Software Engineering, 13(6):726-739, June 1987.
8. S. Midkiff and D. Padua. Compiler algorithms for synchronization. IEEE Trans. Comput., 36(12), 1987.
9. V. Krothapalli and P. Sadayappan. An approach to synchronization of parallel computing. ICS, June 1988.
10. D. K. Chen, P. C. Yew, and J. Torrellas. An efficient algorithm for the run-time parallelization of doacross loops. In Proceedings of Supercomputing 1994.
11. J. Saltz and R. Mirchandaney. The preprocessed doacross loop. ICPP, 1991.
12. S. Leung and J. Zahorjan. Improving the performance of runtime parallelization. In 4th PPOPP, May 1993.
13. J. Saltz, R. Mirchandaney, and K. Crowley. Run-time parallelization and scheduling of loops. IEEE Trans. Comput., 40(5), May 1991.
14. C. Polychronopoulos. Compiler Optimizations for Enhancing Parallelism and Their Impact on Architecture Design. IEEE Trans. Comput., C-37(8):991-1004, August 1988.
15. Lawrence Rauchwerger, Nancy M. Amato, David A. Padua, "Run-Time Methods for Parallelizing Partially Parallel Loops", International Conference on Supercomputing, 1995.
16. Lawrence Rauchwerger, David A. Padua, The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization. IEEE Transactions on Parallel and Distributed Systems, 1999.
17. Lawrence Rauchwerger, David A. Padua: The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization. PLDI 1995.
18. Francis H. Dang, Lawrence Rauchwerger: Speculative Parallelization of Partially Parallel Loops. LCR 2000.
19. Hao Yu, Lawrence Rauchwerger: Techniques for Reducing the Overhead of Run-Time Parallelization. CC 2000: 232-248.
20. Spiros Papadimitriou, Todd C. Mowry, Exploring Thread-Level Speculation in Software: The effects of Memory Access Tracking Granularity, Jul 2001. CMU TR CMU-CS-01-145.
21. Christopher J.F. Pickett. Clark Verbrugge, Software Thread Level Speculation for the Java Language and Virtual Machine Environment, In LCPC 2005.
22. Cosmin E. Oancea, Alan Mycroft, "Software Thread-Level Speculation: an Optimistic Library Implementation", Int'l Workshop on Multicore Software Engineering, 2008.
23. V. Krishnan and J. Torrellas, "The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors," In International Conference on Parallel Architectures and Compilation Techniques (PACT), October 1999.
24. Francis Dang, Hao Yu, Lawrence Rauchwerger, "The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops," Proceedings of the 16th International Parallel and Distributed Processing Symposium, 2002.
25. M. Weiser, "Program Slicing," IEEE Transactions on Software Engineering, Vol. SE-10, No. 4, pages 352-357, 1982.