Practical mitigations for timing-based side-channel attacks on modern x86 processors

Proceedings - IEEE Symposium on Security and Privacy

Volumn , Issue , 2009, Pages 45-60

  Coppens, Bart ^a   Verbauwhede, Ingrid ^b   De Bosschere, Koen ^a   De Sutter, Bjorn ^a,c  

^a GHENT UNIVERSITY   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE BEHAVIOR; COMPILER TECHNIQUES; CONTROL FLOWS; DATA FLOW; DEFENSE MECHANISM; PROOF OF CONCEPT; SIDE CHANNEL ATTACK; TIMING INFORMATION;

NETWORK SECURITY; SOFTWARE PROTOTYPING; TIME MEASUREMENT;

PROGRAM COMPILERS;

EID: 70449623154     PISSN: 10816011     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SP.2009.19     Document Type: Conference Paper

References (31)

1. D. Brumley and D. Boneh, "Remote timing attacks are practical," in SSYM'03: Proceedings of the 12th conference on USENIX Security Symposium, 2003.
2. J.-F. Dhem, F. Koeune, P.-A. Leroux, P. Mestré, J.-J. Quisquater, and J.-L. Willems, "A practical implementation of the timing attack," in CARDIS, 1998, pp. 167-182.
3. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in Advances in Cryptology - CRYPTO 99, LNCS 1666. Springer-Verlag, 1999, pp. 388-397.
4. O. Aciiçmez, "Yet another microarchitectural attack: exploiting ICache," in CSAW '07: Proceedings of the 2007 ACM workshop on Computer security architecture, 2007, pp. 11-18.
5. D. A. Osvik, A. Shamir, and E. Tromer, "Cache attacks and countermeasures: the case of AES," in Topics in Cryptology - CT-RSA 2006, The Cryptographers Track at the RSA Conference 2006. Springer-Verlag, 2006, pp. 1-20.
6. Z. Wang and R. B. Lee, "Covert and side channels due to processor architecture," in ACSAC '06: Proceedings of the 22nd Annual Computer Security Applications Conference on Annual Computer Security Applications Conference. Washington, DC, USA: IEEE Computer Society, 2006, pp. 473-482.
7. -, "New cache designs for thwarting software cache-based side channel attacks," SIGARCH Comput. Archit. News, vol.35, no.2, pp. 494-505, 2007.
8. J. Bonneau and I. Mironov, "Cache-collision timing attacks against AES," in Cryptographic Hardware and Embedded Systems CHES 2006, LNCS 4249. Springer, 2006, pp. 201-215.
9. E. Brickell, G. Graunke, M. Neve, and J. pierre Seifert, "Software mitigations to hedge AES against cache-based software side channel vulnerabilities. iacr eprint archive, report 2006/052," 2006.
10. D. J. Bernstein, "Cache-timing attacks on AES," The University of Illinois at Chicago, Tech. Rep., 2005.
11. O. Aciiçmez, Çetin Kaya Koç, and J.-P. Seifert, "On the power of simple branch prediction analysis," in ASIACCS '07, 2007.
12. G. Agosta, L. Breveglieri, G. Pelosi, and I. Koren, "Countermeasures against branch target buffer attacks," in FDTC '07: Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography. Washington, DC, USA: IEEE Computer Society, 2007, pp. 75-79.
13. D. Molnar, M. Piotrowski, D. Schultz, and D. Wagner, "The program counter security model: Automatic detection and removal of control-flow side channel attacks," pp. 156-168, 2005.
14. -, "The program counter security model: Automatic detection and removal of control-flow side channel attacks," in In Cryptology ePrint Archive, Report 2005/368, 2005.
15. J. Shen and M. Lipasti, Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill, 2005.
16. J. Coke, H. Balig, N. Cooray, E. Gamsaragan, P. Smith, K. Yoon, J. Abel, and A. Valles, "Improvements in the Intel Core 2 processor family architecture and microarchitecture," Intel Technology Journal, vol.12, no.03, pp. 179-192, 2008.
17. Intel 64 and IA-32 Architectures Optimization Reference Manual, Intel Corporation, Dec 2008.
18. B. Schneier and D. Whiting, "Twofish on smart cards," in CARDIS '98: Proceedings of the The International Conference on Smart Card Research and Applications, 2000, pp. 265-276.
19. "The ARM Cortex-A9 processors," http://www.arm.com.
20. E. Quiñones, J.-M. Parcerisa, and A. Gonzalez, "Selective predicate prediction for out-of-order processors," in ICS '06: Proceedings of the 20th annual international conference on Supercomputing, 2006, pp. 46-54.
21. S. Gueron, "Advanced encryption standard (AES) instructions set," Intel Mobility Group, Tech. Rep., 2008.
22. J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in POPL '83: Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, 1983.
23. D. I. August, J. W. Sias, J.-M. Puiatti, S. A. Mahlke, D. A. Connors, K. M. Crozier, and W. mei W. Hwu, "The program decision logic approach to predicated execution," in ISCA '99: Proceedings of the 26th annual international symposium on Computer architecture. Washington, DC, USA: IEEE Computer Society, 1999, pp. 208-219.
24. M. Schlansker, S. Mahlke, and R. Johnson, "Control cpr: a branch height reduction optimization for epic architectures," in PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation. New York, NY, USA: ACM, 1999, pp. 155-168.
25. F. Sano, M. Koike, S. Kawamura, and M. Shiba, "Performance evaluation of AES finalists on the high-end smart card," in AES Candidate Conference, 2000, pp. 82-93.
26. J.-S. Coron, "Resistance against differential power analysis for elliptic curve cryptosystems," in CHES '99: Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems. London, UK: Springer-Verlag, 1999, pp. 292-302.
27. C. Clavier and M. Joye, "Universal exponentiation algorithm," in CHES '01: Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems. London, UK: Springer-Verlag, 2001, pp. 300-308.
28. J. Blömer and J.-P. Seifert, "Fault based cryptanalysis of the advanced encryption standard (AES)," in FSE, 2003.
29. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
30. D. Dolz and G. Parra, "Using exception handling to build opaque predicates in intermediate code obfuscation techniques," Journal of Computer Science & Technology, vol.8, no.2, 2008.
31. C. Lattner and V. Adve, "LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation," Computer Science Dept., Univ. of Illinois at Urbana-Champaign, Tech. Report UIUCDCS-R-2003-2380, Sep 2003.