Case base management for analog circuits diagnosis improvement

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2689, Issue , 2003, Pages 437-451

  Pous, Carles ^a   Colomer, Joan ^a   Melendez, Joaquim ^a   De La Rosa, Josep Lluís ^a  

^a UNIVERSITY OF GIRONA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; ARTIFICIAL INTELLIGENCE; RECONFIGURABLE HARDWARE; COMPUTER AIDED DIAGNOSIS; COMPUTER SCIENCE; FORMAL LOGIC; INTEGRATED CIRCUIT LAYOUT;

ANALOG CIRCUIT DIAGNOSIS; ANALOG DOMAIN; CASE BASE; CASE BASE MANAGEMENT; CASE BASED REASONING SYSTEMS; FAULT DICTIONARY; GENERAL SOLUTIONS; NEW CASE; ANALOG CIRCUITS; CASE BASED MANAGEMENT; FAULT DICTIONARY METHOD;

CASE BASED REASONING; LOGIC CIRCUITS;

EID: 7044274059     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45006-8_34     Document Type: Conference Paper

References (13)

1. Bandler, J., Salama, A.: Fault diagnosis of analog circuits. Proceedings of the IEEE 73 (1985) 1279–1325
2. Fenton, W.G., McGinnity, T.M., Maguire, L.P.: Fault diagnosis of electronic systems using intelligent techniques: A review. IEEE Transactions on Systems, Man and Cybernetics. Part C: Applications and Reviews 31 (2001) 269–281
3. Starzik, J., Pang, J., Manetti, S., Piccirilli, M., Fedi, G.: Finding ambiguity groups in low testability analog circuits. IEEE Transactions on Circuits and Systems. Fundamental Theory and Applications 47 (2000) 1125–1137
4. Stenbakken, G., Souders, T., Stewart, G.: Ambiguity groups and testability. IEEE Transactions on Instrumentation and Measurement 38 (1989) 941–947
5. Boyd, R.: Tolerance Analysis of Electronic Circuits Using Matlab. Electronics Engineering. CRC Press (1999) ISBN: 0-8493-2276-6.
6. Voorakaranam, R., Chakrabarti, S., Hou, J., Gomes, A., Cherubal, S., Chatterjee, A.: Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis. International Test Conference (1997) 903–912
7. Sangiovanni-Vicentelli, A., Chen, L., Chua, L.: An efficient heuristic cluster algorithm for tearing large-scale networks. IEEE Transactions on Circuits and Systems cas-24 (1977) 709–717
8. Chen, Y.: Experiment on fault location in large-scale analog circuits. IEEE Transactions on Instrumentation and Measurement 42 (1993) 30–34
9. Wilson, D., Martinez, T.: Reduction techniques for instance-based learning algorithms. Machine Learning 38 (2000) 257–286
10. Balivada, A., Chen, J., Abraham, J.: Analog testing with time response parameters. IEEE Design and Test of computers (1996) 18–25
11. Kaminska, B., Arabi, K., Goteti, P., Huertas, J., Kim, B., Rueda, A., Soma, M.: Analog and mixed-signal benchmark circuits. first release. (IEEE Mixed-Signal Testing Technical Activity Committee)
12. Soma, M.: A desing for test methodology for active analog filters, IEEE (1990) 183–192
13. Duhamel, P., Rault, J.: Automatic test generation techniques for analog circuits and systems: A review. IEEE Transactions on Circuits and Systems Cas-26 (1979) 411–440