FPGA based on integration of carbon nanorelays and CMOS devices

2009 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009

Volumn , Issue , 2009, Pages 61-64

  Liu, Ming ^a   Yang, Haigang ^a   Tanachutiwat, Sansiri ^b   Wang, Wei ^b  

^a INSTITUTE OF ELECTRONICS   (China)

^b STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

Carbon nanorelay; Carbon nanotube; CMOS nano hybrid; FPGA; Nanoelectromechanical switch

Indexed keywords

CMOS DEVICES; CMOS TRANSISTORS; CMOS-NANO HYBRID; DYNAMIC POWER REDUCTION; EFFICIENT ARCHITECTURE; FPGA; FPGA CIRCUITS; HYBRID FPGA; NANOELECTROMECHANICAL SWITCH; NANORELAYS; PERFORMANCE IMPROVEMENTS; QUANTUM RESISTANCE; RECONFIGURABLE ARCHITECTURE; ROUTING SWITCHES; SIGNAL PATHS; SIGNAL TRANSMISSION; STANDBY POWER; SWITCHING ELEMENTS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATION; NANOSTRUCTURED MATERIALS; SWITCHES;

CARBON NANOTUBES;

EID: 70350769245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2009.5226350     Document Type: Conference Paper

References (7)

1. S. W. Lee et al., "A three-terminal carbon nanorelay," Nano Lett., vol.4, no.10, pp. 2027-2030, 2004.
2. B. Kaul et al., "Electromechanical carbon nanotube switches for high-frequency applications," Nano Lett., vol.6, no.5, pp. 942-947, 2006.
3. S. Bhunia, M. Tabib-Azar, and D. Saab, "Ultralow-Power adaptive system architecture using complementary nano-electromechanical carbon nanotube switches," in Proc. ASP-DAC, pp. 383-390, 2007.
4. R. S. Chakraborty, S. Narasimhan, and S. Bhunia, "Hybridization of CMOS with CNT-Based Nano Electromechanical Switch for Low Leakage and Robust Circuit Design Using Nanoscaled CMOS Devices," IEEE Trans. On Circuits and Systems. Vol. 54, no.11, pp. 2480-2488, Nov. 2007.
5. Y. Zhou, S. Thekkel, and S. Bhunia, "Low-power FPGA design using hybrid CMOS-NEMS approach," in Proc. Of International Symposium on Low Power Electronics and Design, Portland, USA, pp. 14-19, 2007.
6. Guy Lemieux and David Lewis, "Circuit design of routing switches", FPGA'02, pp. 452-455, 2002.
7. C. Dong, D. Liu, S. Haruehanroengra, and W. Wang, "3D nFPGA: A reconfigurable architecture for 3D CMOS/nanomaterial hybrid digital circuits," IEEE Trans. CAS I, vol.54, pp. 2489 - 2501, Nov. 2007.