Energy-optimal synchronization primitives for single-chip multi-processors

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2009, Pages 141-144

  Ferri, Cesare ^a   Iris Bahar, R ^a   Loghi, Mirko ^b   Poncino, Massimo ^b  

^a Brown University   (United States)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

MPSOC; Power optimization; Synchronization

Indexed keywords

ACTIVE STATE; CRITICAL SECTIONS; DIFFERENT SPEED; ENERGY CONSUMPTION; ENERGY DELAY PRODUCT; ENERGY EFFICIENT; EXECUTION TIME; MPSOC; MULTIPROCESSOR-SYSTEM; OPTIMAL SYNCHRONIZATION; POWER OPTIMIZATION; SINGLE-CHIP MULTI-PROCESSORS; SLEEP STATE; STATIC AND DYNAMIC; SYNCHRONIZATION PRIMITIVE;

ENERGY EFFICIENCY; LAKES; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; OPTIMIZATION; SLEEP RESEARCH;

SYNCHRONIZATION;

EID: 70350610453     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531542.1531578     Document Type: Conference Paper

References (8)

1. J. Li, J. F. Martinez, M. C. Huang, "The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors", HPCA-10: Proceedings of 10th International Symposium on High Performance Computer Architecture, pp. 14-23, Feb. 2004.
2. O. Golubeva, M. Loghi, M. Poncino "On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors, "GLSVLSI'07: 17th ACM Great Lakes symposium on VLSI, pp. 489-492, March 2007.
3. C. Liu, A. Sivasubramaniam, M. Kandemir, M. J. Irwin, "Exploiting Barriers to Optimize Power Consumption of CMPs", IPDPS'05: IEEE International Symposium on Parallel and Distributed Processing, p. 5a, April 2005.
4. T. E. Anderson, "The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors", IEEE Transactions on Parallel and Distributed Systems, Vol.1, No.1, pp. 6-16, Jan. 1990.
5. M. Loghi, M. Poncino, L. Benini, "Synchronization-driven dynamic speed scaling for MPSoCs," ISLPED'07: International Symposium on Low Power Electronics and Design, pp. 346-349, 2007.
6. L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, M. Olivieri "MPARM: Exploring the Multi-Processor SoC Design Space with SystemC," Journal of VLSI Signal Processing Systems pp. 169-182, Vol.41, No.2, September 2005.
7. STMicroelectronics Cortex-M3 CPU http://www.st.com/mcu/inchtml-pages- stm32.html
8. J. P. Singh, W.-D. Weber, A. Gupta, "SPLASH: Stanford Parallel Applications for Shared-Memory", Computer Architecture News, Vol.20, No.1, pp. 5-44, March 1992.