Advanced assertion-based design for mixed-signal verification

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E91-A, Issue 12, 2008, Pages 3548-3555

  Jesser, Alexander ^a   Laemmermann, Stefan ^b   Pacholik, Alexander ^c   Weiss, Roland ^d   Ruf, Juergen ^b   Hedrich, Lars ^a   Fengler, Wolfgang ^c   Kropf, Thomas ^b   Rosenstiel, Wolfgang ^b  

^a GOETHE UNIVERSITY   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

^c ILMENAU UNIVERSITY OF TECHNOLOGY   (Germany)

^d ABB CORPORATE RESEARCH   (Germany)

Author keywords

Assertions based verification; Dynamic verification; Mixed signal assertions; Mixed signal simulation; Simulation based property checking

Indexed keywords

ELECTRIC SIGNAL SYSTEMS; MIXED SIGNAL INTEGRATED CIRCUITS; SIGNAL SYSTEMS;

ASSERTION-BASED DESIGNS; ASSERTION-BASED VERIFICATION; DYNAMIC VERIFICATIONS; MIXED SIGNAL; MIXED SIGNAL VERIFICATION; MIXED-SIGNAL CIRCUITS; MIXED-SIGNAL SIMULATION; PROPERTY CHECKING;

FORMAL VERIFICATION;

EID: 70350408247     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e91-a.12.3548     Document Type: Article

References (12)

1. H.D. Foster, A.C. Krolnik, and D.J. Lacey, Assertion-Based Design, 2nd ed., Kluwer Academic Publishers, 2004.
2. MLDesign Technologies, Inc., MLDesigner Documentation Version 2.7, March 2007. http://www.mldesigner.com
3. T. Kropf, Introduction to Formal Hardware Verification, Springer, 1999.
4. Design Automation Standards Committee, IEEE Standard for Property Specification Language (PSL), Version 1.1 Standard IEEE 1850, Oct. 2005. http://www.eda.org/vfv
5. Design Automation Standards Committee, IEEE Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language Standard IEEE 1800, Nov. 2005. http://www.eda-stds.org/sv/
6. W. Hartong, L. Hedrich, and E. Barke, "Model checking algorithms for analog verification," Proc. 39th Conference on Design Automation (DAC'02), pp.542-547, June 2002.
7. T.A. Henzinger, PH. Ho, and H. Wong-Toi, "HYTECH: A model checker for hybrid systems," International Journal on Software Tools for Technology Transfer, vol.1, no.1-2, pp.110-122, 1997.
8. E. Asarin, T. Dang, and O. Maler, "d/dt: A tool for reachability analysis of continuous and hybrid systems," 5th IFAC Symposium Nonlinear Control Systems (NOLCOS'01), July 2001.
9. A. Jesser and L. Hedrich, "A symbolic approach for mixed-signal model checking," Proc. 13th Asia and South Pacific Design Automation Conference (ASP-DAC'08), COEX, pp.404-409, Seoul, Korea, Jan. 2008.
10. O. Maler and A. Pnueli, "Extending PSL for analog circuits," Tech. Rep., Research Report, PROSYD Deliverable D 1.3/1, 2005.
11. G.A. Sammane, M.H. Zaki, Z.J. Dong, and S. Tahar, "Towards assertion based verification of analog and mixed signal designs using PSL," Proc. Languages for Formal Specification and Verification, Forum on Specification & Design Languages (FDL'07), pp.293-298, Sept. 2007.
12. A. Jesser, S. Lämmermann, A. Pacholik, R. Weiss, J. Ruf, W. Fengler, L. Hedrich, T. Kropf, and W. Rosenstiel, "Analog simulation meets digital verification - A formal assertion approach for mixed-signal verification," 14th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMF'07), pp.507-514, Oct. 2007.