Executing AADL models with UML/MARTE

Proceedings of the IEEE International Conference on Engineering of Complex Computer Systems, ICECCS

Volumn , Issue , 2009, Pages 371-376

  Mallet, Frédéric ^a   André, Charles ^a   DeAntoni, Julien ^a  

^a INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; REAL TIME SYSTEMS; SEMANTICS; UNIFIED MODELING LANGUAGE;

EXECUTION SEMANTICS; GENERIC SIMULATORS; MODELING FORMALISMS; OPERATIONAL SEMANTICS; REAL-TIME EMBEDDED SYSTEMS; TIME MODELING; UML ACTIVITIES; UML MODEL;

SPECIFICATIONS;

EID: 70350070603     PISSN: 27708527     EISSN: 27708535     Source Type: Conference Proceeding    
DOI: 10.1109/ICECCS.2009.10     Document Type: Conference Paper

References (14)

1. SAE, Architecture Analysis and Design Language (AADL), June 2006, aS5506/1, http://www.sae.org.
2. The ProMARTE Consortium, UML Profile for MARTE, beta 2, Object Management Group, June 2008, OMG document number: ptc/08-06-08.
3. F. Singhoff and A. Plantec, "AADL modeling and analysis of hierarchical schedulers," in SIGAda, A. Srivastava and L. C. B. III, Eds. ACM, 2007, pp. 41-50.
4. M. Faugère, T. Bourbeau, R. de Simone, and S. Gérard, "Marte: Also an UML profile for modeling AADL applications," in ICECCS - UML&AADL. IEEE Computer Society, 2007, pp. 359-364.
5. S.-Y. Lee, F. Mallet, and R. de Simone, "Dealing with AADL end-to-end flow latency with UML Marte," in ICECCS - UML&AADL. IEEE CS, April 2008, pp. 228-233.
6. C. André, F. Mallet, and R. de Simone, Modeling of AADL data-communications with UML Marte, ser. LNEE. Springer, May 2008, vol. 10, ch. 11, pp. 150-170.
7. F. Mallet, R. de Simone, and L. Rioux, "Event-triggered vs. time-triggered communications with UML Marte," in FDL. IEEE, 2008, pp. 154-159.
8. F. Mallet, "CCSL: specifying clock constraints with UML/Marte," ISSE, vol. 4, no. 3, pp. 309-314, 2008.
9. E. Jahier, N. Halbwachs, P. Raymond, X. Nicollin, and D. Lesens, "Virtual execution of aadl models via a translation into synchronous programs," in EMSOFT, C. M. Kirsch and R. Wilhelm, Eds. ACM, 2007, pp. 134-143.
10. M. Yue, J.-P. Talpin, and T. Gautier, "Virtual prototyping aadl architectures in a polychronous model of computation," in MEMOCODE. IEEE Computer Society, 2008, pp. 139-148.
11. P. H. Feiler and J. Hansson, "Flow latency analysis with the architecture analysis and design language," CMU, Tech. Rep. CMU/SEI-2007-TN-010, June 2007.
12. C. André and F. Mallet, "Combining CCSL and Esterel to specify and verify time requirements," INRIA, Research Report RR-6839, 2009. [Online]. Available: http://hal.inria. fr/inria-00360528/en/
13. IEEE Standards Association, IEEE Standard for Verilog Hardware Description Language, Design Automation Standards Committee, 2005, IEEE Std 1364TM-2005.
14. N. Feiertag, K. Richter, J. Nordlander, and J. Jonsson, "A compositional framework for end-to-end path delay calculation of automotive sytems under different path semantics," Work. on Compositional Theory and Technology for Real-Time Embedded Systems CRTS, Barcelona (E), 2008.