The nonlinear voltage distortion effect of an extended IGBT turn-off time in sinusoidal PWM VSI applications

2009 IEEE International Electric Machines and Drives Conference, IEMDC '09

Volumn , Issue , 2009, Pages 1497-1502

  Salt, Daniel ^a   Drury, David ^a   Holliday, Derrick ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL APPROACH; AVERAGE VALUES; COMPENSATION PARAMETERS; COMPENSATION TECHNIQUES; CURRENT DISTORTION; CURRENT SWITCHING; IGBT INVERTERS; LOOK UP TABLE; MOTOR DRIVE APPLICATIONS; NONLINEAR VOLTAGE; OUTPUT VOLTAGES; POWER-LOSSES; PWM VSI; TORQUE RIPPLES; TURN-OFF TIME; VOLTAGE HARMONICS;

ACTIVE FILTERS; ELECTRIC DISTORTION; ELECTRIC MACHINERY; INSULATED GATE BIPOLAR TRANSISTORS (IGBT);

ELECTRIC DRIVES;

EID: 70349443690     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEMDC.2009.5075401     Document Type: Conference Paper

References (10)

1. Guerrero, J.M., Leetmaa, M., Briz, F., Zamarron, A., Lorenz, R.D. (2005, March). Inverter nonlinearity effects in high-frequency signalinjection-based sensorless control methods. In IEEE Trans. on Industry Apps., vol.41, no.2, pp. 618-626.
2. Kerkman, R.J., Leggate, D., Schlegel, D.W.; Winterhalter, C. (2003, January). Effects of parasitics on the control of voltage source inverters. In IEEE Transactions on Power Electronics, vol.18, no.1, pp. 140-150.
3. Urasaki, N., Senjyu, T., Kinjo, T., Funabashi, T., Sekine, H. (2005, July 8). Dead-time compensation strategy for permanent magnet synchronous motor drive taking zero-current clamp and parasitic capacitance effects into account. In proceedings of IEE Electric Power Apps., vol.152, no.4, pp. 845-853.
4. Choi, C., Seok, J. (2007 September). Compensation of Zero-Current Clamping Effects in High-Frequency-Signal-Injection-Based Sensorless PM Motor Drives. In IEEE Trans. on Industry Apps., vol.43, no.5, pp.1258-1265.
5. Munoz-Garcia, A., Lipo, T.A. (1998, February 15-19). On-line dead time compensation technique for open-loop PWM-VSI drives. In conference proceedings of the 13th annual APEC and Exposition, vol.1, pp.95-100.
6. Welchko, B.A., Schulz, S.E., Hiti, S. (2006, October 8-12). Effects and Compensation of Dead-Time and Minimum Pulse-Width Limitations in Two-Level PWM Voltage Source Inverters. In conference record of the 41st annual meeting of the Industry Applications Society, vol.2, pp.889-896.
7. Kim, H-W., Youn, M-J., Cho, K-Y., Kim, H-S. (2006, July). Nonlinearity estimation and compensation of PWM VSI for PMSM under resistance and flux linkage uncertainty. In IEEE Transactions on Control Systems Technology, vol.14, no.4, pp. 589-601.
8. Wang, Q., Luo, H., Den, X., Wan, S. (2007, May 23-25). An Improved Method of Dead Time Compensation in the Zero-crossing Current Region with Low-Frequency Operation. In 2nd IEEE Conference on Industrial Electronics and Applications, pp.1971-1975.
9. Oliveira, A.C., Jacobina, C.B., Lima, A.M.N. (2007, August). Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies. In IEEE Transactions on Industrial Electronics, vol.54, no.4, pp.2295-2304.
10. Winterhalter, C., Kerkman, R., Schlegel, D., Leggate, D. (2001). The effect of circuit parasitic impedance on the performance of IGBTs in voltage source inverters. In the 16th Annual IEEE Applied Power Electronics Conference and Exposition, vol.2, no., pp.995-1001.