Diagnosis of faulty units in regular graphs under the PMC Model

Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009

Volumn , Issue , 2009, Pages 202-205

  Manik M ^a   Gramatova E ^a  

^a INSTITUTE OF CHEMISTRY   (Slovakia)

Author keywords

K regular graph; PMC model; System level diagnosis

Indexed keywords

BOOLEAN EXPRESSIONS; BOOLEAN FORMALIZATION; DECODING PROCESS; DIAGNOSTIC MODEL; EXTENSION TRANSFORMS; K-REGULAR GRAPH; PMC MODEL; REGULAR GRAPHS; SYNDROME DECODING; SYSTEM-LEVEL DIAGNOSIS; T-DIAGNOSABLE SYSTEMS; TIME CONSUMPTION;

ELECTRON TUBES;

DECODING;

EID: 70349337043     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DDECS.2009.5012128     Document Type: Conference Paper

References (7)

1. G.Y. Chang, G.J. Chang, G.H. Chen, "Diagnosabilities of regular networks", 2007 International Conference on Graph Theory and Combinatorics & Fourth Cross-strait Conference on Graph Theory and Combinatorics, June 2007.
2. M. Manik, E. Gramatova, "An Extended Formalisation in the PMC System Model For Faulty Units Identification", Proc. of Baltic Electronics Conference, BEC 2004, pp. 213-214.
3. R. Ahlswede, H. Aydinian, "On diagnosability of large multiprocessor networks", Discrete Applied Mathematics, Volume 156, November 2008, pp. 3464-3474.
4. A. Caruso, S. Cheesa, P. Maestrini, P. Santi, "Diagnosis of Regular Structures", Proc. of International Conference in Dependable Systems and Networks, 2000, pp. 213-222.
5. A. Caruso, L. Albini, P. Maestrini, "A New Diagnosis Algorithm for Regular Interconnected Structures", Proc. of Latin-American Symposium on dependable computing, October 2003, pp. 264-281.
6. A. Caruso, S. Chessa, P. Maestrini, "Worst-Case Diagnosis Completeness in Regular Graphs under the PMC Model", IEEE Transations On Computers, vol. 56, no.7, July 2007, pp. 917-924.
7. M. Manik, E. Gramatova, "Boolean formalization of the PMC model for faulty units diagnosis in regular multi-processor systems", Proc.of Design and Diagnostics of Electronic Circuits and Systems, DDECS 2008, pp. 144-145.