FPGA implementation of an evolving spiking neural network

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5506 LNCS, Issue PART 1, 2009, Pages 1129-1136

  Zuppicich, Alan ^a   Soltic, Snjezana ^a  

^a MANUKAU INSTITUTE OF TECHNOLOGY   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATIONS; FPGA CHIPS; FPGA IMPLEMENTATIONS; INTEGRATE-AND-FIRE NEURONS; LOGIC ELEMENTS; ONLINE LEARNING; RECOGNITION MODELS; SOFTWARE SIMULATION; SPIKING NEURAL NETWORKS; STAND -ALONE; WHOLE SYSTEMS;

COMPUTER SIMULATION; DATA PROCESSING; NEURAL NETWORKS; NEURONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 70349146655     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-02490-0_137     Document Type: Conference Paper

References (10)

1. Merchant, S., Peterson, G.D., Ki Park, S., Kong, S.G.: FPGA Implementation of Evolvable Block-based Neural Networks. In: IEEE Congress on Evolutionary Computation, pp. 3129-3136. IEEE Press, Los Alamitos (2006)
2. Himavathi, S., Anitha, D., Muthuramalingam, A.: Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization. IEEE Tran. on Neural Networks 18(3), 880-888 (2007)
3. Damak, A., Krid, M., Sellami Masmoudi, D., Derbel, N.: FPGA implementation of programmable pulse mode neural network with on-chip learning. In: International Conference on Design and Test of Integrated Systems in Nanoscale Technology, pp. 159-164. IEEE Press, Los Alamitos (2006)
4. Lee, Y., Ko, S.-B.: FPGA Implementation of a Face Detector Using Neural Networks. In: IEEE Conference on Electrical and Computer Engineering, pp. 1914-1917. IEEE Press, Los Alamitos (2006)
5. Low, K.-S., Krishnan, V., Zhuang, H., Yau, W.-Y.: On-chip genetic algorithm optimized pulse based RBF neural network for unsupervised clustering problem. In: Jiao, L., Wang, L., Gao, X.-b., Liu, J., Wu, F. (eds.) ICNC 2006. LNCS, vol.4222, pp. 851-860. Springer, Heidelberg (2006)
6. Roggen, D., Hofmann, S., Thoma, Y., Floreano, D.: Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot. In: NASA/DoD Conference on Evolvable Hardware, pp. 189-198. IEEE Press, Los Alamitos (2003)
7. Soltic, S., Wysoski, S.G., Kasabov, N.K.: Evolving spiking neural networks for taste recognition. In: 2008 International Joint Conference on Neural Networks, pp. 2092-2098. IEEE Press, Los Alamitos (2008)
8. Wysoski, S.G., Benuskova, L., Kasabov, N.: On-Line Learning with Structural Adaptation in a Network of Spiking Neurons for Visual Pattern Recognition. In: Kollias, S.D., Stafylopatis, A., Duch, W., Oja, E. (eds.) ICANN 2006. LNCS, vol.4131, pp. 61-70. Springer, Heidelberg (2006)
9. Cyclone II Device handbook, http://www.altera.com/literature/lit-cyc2.jsp
10. Soltic, S., Zuppicich, A.: Comparison between software and FPGA implementation of ESNN in terms of processing speed. In: 15th Electronics New Zealand Conference, pp. 56-61. Electronics New Zealand Incorporated (2008)