A component architecture for FPGA-based, DSP system design

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2002-January, Issue , 2002, Pages 41-51

  Spivey, G ^a,b   Bhattacharyya, S S ^a   Nakajima, K ^c  

^a UNIVERSITY OF MARYLAND   (United States)

^b Rincon Research   (United States)

^c NARA INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

Author keywords

Application software; Component architectures; Computer architecture; Digital signal processing; Field programmable gate arrays; Foundries; Hardware design languages; Logic design; Mathematical model; Software tools

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; COMPUTER SOFTWARE; DESIGN; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FOUNDRIES; INTEGRATED CIRCUIT DESIGN; INTEGRATION; LOGIC DESIGN; MATHEMATICAL MODELS; SIGNAL PROCESSING; SYSTEMS ANALYSIS;

ASSOCIATED SETS; COMPONENT ARCHITECTURES; FPGA PLATFORMS; HARDWARE DESIGN LANGUAGE; INTEGRATION CAPABILITY; PRE-BUILT COMPONENTS; SOFTWARE APPLICATIONS; SYSTEM ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 70249134462     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2002.1030703     Document Type: Conference Paper

References (19)

1. R. Lauwereins, M. Engels, M. Adé and J. Peperstraete, "Grape-II: A system-level prototyping environment for DSP applications", IEEE Computer, vol. 28, no. 2, pp. 35-43, February, 1995.
2. P. Banerjee et al, "MATCH: A MATLAB Compiler for Configurable Computing Systems," Technical Report, Center for Parallel and Distributed Computing, Northwestern University, Aug. 1999, CPDC-TR-9908-013.
3. http://www.synopsys.com/C-level.html
4. OXFORD Hardware Compilation Group, The Handel language, Technical Report, Oxford University 1997.
5. J. Gerlach and W. Rosenstiel, "System Level Design Using the SystemC Modeling Platform," http://www.systemc.org/papers/sda-2000.pdf.
6. P. Bellows and B. Hutchings. "JHDL - an HDL for Reconfigurable Systems," Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, pp. 175-184, April 1998.
7. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly and L. Todd, Surviving the SOC Revolution: A Guide to Platform-Based Design, Kluwer Academic Publishers, 1999.
8. Xilinx System Generator v2.1 for Simulink Reference Guide, Xilinx, 2000.
9. J. Donaldson, "From Algorithm to Hardware - The Great Tools Disconnect", COTS Journal, pp. 48-54, October 2001.
10. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt. "Ptolemy: A framework for simulating and prototyping heterogeneous systems," International Journal of Computer Simulation, Vol. 4, pp. 155-182, April 1994.
11. F. Balarin, et al., Hardware-Software Co-Design of Embedded Systems: The Polis Approach, pp. 10-33, Kluwer Academic Publishers, 1997.
12. E. Pauer, C. Myers, P. D. Fiore, C. M. Crawford, E. A. Lee, J. A. Lundblad, and C. X. Hylands. "Algorithm analysis and mapping environment for adaptive computing system," Proc. Second Annual Workshop on High Performance Embedded Computing. Boston, MA, pp. 264-265, Sept. 1998.
13. S. Natarajan, B. Levine, C. Tan, D. Newport, and D. Bouldin, "Automatic Mapping of Khoros-based Applications to Adaptive Computing Systems", Proc. of 1999 Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD) , pp. 101-107, Laurel, MD, Sept. 1999.
14. D. Argiro, S. Kubica, "Cantata: The Visual Programming Environment for the Khoros System", Visualization, Imaging and Image Processing (VIIP) Conference Proceedings, Sep. 2001.
15. S. Sriram and S.S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization, Marcel Deckker, 2000.
16. M. Newman and S. Newman, "New Solutions for Reconfigurable Electronics: Developing Prototypes and Reconfigurable Equipment with Celoxica and Wind River", Celoxica White Paper, http://www.embedded-solutions.ltd.uk/products/technical-papers/white-papers
17. Rincon Research Corporation, Introduction to Midas 2k, Tucson, AZ, Jan 2000.
18. R. Andraka, "High Performance Digital Down-Converters for FPGAs", Xcell Journal, Issue 38, Winter 2000, Xilinx, pp. 48-51.
19. Annapolis Micro Systems Incorporated, WILDSTAR Reference Manual, rev 3.1, Annapolis, MD, 2000.