A pulsewidth modulated control of induction motor drive using multilevel 12-sided polygonal voltage space vectors

IEEE Transactions on Industrial Electronics

Volumn 56, Issue 7, 2009, Pages 2441-2449

  Das, Anandarup ^a   Sivakumar, K ^a   Ramchand, Rijil ^a   Patel, Chintan ^a   Gopakumar, K ^a,b  

^a INDIAN INSTITUTE OF SCIENCE   (India)

^b NATIONAL INSTITUTE OF TECHNOLOGY CALICUT   (India)

Author keywords

Pulsewidth modulation (PWM) timings; Threelevel neutral point clamped (NPC) inverter; Twelve sided polygonal space vector structure

Indexed keywords

DC-LINK VOLTAGES; EXPERIMENTAL VERIFICATION; HIGH POWER DRIVES; INDUCTION MOTOR DRIVE; LINEAR MODULATIONS; NEUTRAL-POINT VOLTAGES; OUTER POLYGON; OUTPUT VOLTAGES; PHASE VOLTAGE; PULSE-WIDTH-MODULATED; PULSEWIDTH MODULATION (PWM) TIMINGS; SPACE VECTOR; STATE MULTIPLICITY; THREE LEVEL NPC INVERTER; THREE-LEVEL NEUTRAL POINT CLAMPED; THREELEVEL NEUTRAL POINT CLAMPED (NPC) INVERTER; TWELVE-SIDED POLYGONAL SPACE VECTOR STRUCTURE; VOLTAGE SPACE VECTORS; WAVEFORM AMPLITUDES;

COUNTING CIRCUITS; DRIVES; ELECTRIC DRIVES; ELECTRIC POTENTIAL; INDUCTION MOTORS; MOTORS; POWER CONVERTERS; PULSE MODULATION; PULSE WIDTH MODULATION;

VECTORS;

EID: 67651176305     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2009.2020075     Document Type: Article

References (26)

1. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral point clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep./Oct. 1981.
2. J.-S. Lai and F. Z. Peng, "Multi-level converters - A new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996.
3. J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multi-level inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
4. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
5. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
6. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1092-1104, Apr. 2007.
7. R. Teodorescu, F. Blaabjerg, J. K. Pedersen, E. Cengelci, and P. N. Enjeti, "Multilevel inverter by cascading industrial VSI," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 832-838, Aug. 2002.
8. H. Stemmler and P. Geggenbach, "Configurations of high power voltage source inverter drives," in Proc. EPE Conf., Brighton, U.K., 1993, vol. 5, pp. 7-12.
9. B. P. Mcgrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858-867, Aug. 2002.
10. F. Wang, "Sine-triangle versus space vector modulation for three-level PWM voltage source inverters," IEEE Trans. Ind. Appl., vol. 38, no. 2, pp. 500-506, Mar. 2002.
11. J. Rodriguez, B. Wu, S. Bernet, N. Zargari, J. Rebolledo, J. Pontt, and P. Steimer, "Design and evaluation criteria for high power drives," in Conf. Rec. IEEE IAS Annu. Meeting, Oct. 2008, pp. 1-9.
12. S. Robertson and K. M. Hebbar, "Torque pulsations in induction motors with inverter drives," IEEE Trans. Ind. Gen. Appl., vol. IGA-7, no. 2, pp. 318-323, Mar./Apr. 1971.
13. A. M. Khambadkone and J. Holtz, "Compensated synchronous PI current controller in overmodulation range with six-step operation of space vector modulation based vector controlled drives," IEEE Trans. Ind. Electron., vol. 49, no. 3, pp. 574-580, Jun. 2002.
14. S. K. Mondal, B. K. Bose, V. Oleschuk, and J. O. P. Pinto, "Space vector pulse width modulation of three-level inverter extending operation into overmodulation region," IEEE Trans. Power Electron. vol. 18, no. 2, pp. 604-611, Mar. 2003.
15. H.-J. Park and M.-J. Youn, "A new time-domain discontinuous space-vector PWM technique in overmodulation region," IEEE Trans. Ind. Electron., vol. 50, no. 2, pp. 349-355, Apr. 2003.
16. K. K. Mohapatra, K. Gopakumar, V. T. Somasakhar, and L. Umanand, "A harmonic elimination and suppression scheme for an open-end winding induction motor drive," IEEE Trans. Ind. Electron., vol. 50, no. 6, pp. 1187-1198, Dec. 2003.
17. S. Lakshminarayanan, R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, "Multilevel inverter with 12-sided polygonal voltage space vector locations for induction motor drive," Proc. Inst. Elect. Eng. Elect. Power Appl., vol. 153, no. 3, pp. 411-419, May 2006.
18. S. Lakshminarayanan, G. Mondal, P. N. Tekwani, K. K. Mohapatra, and K. Gopakumar, "Twelve-sided polygonal voltage space vector based multilevel inverter for an induction motor drive with common-mode voltage elimination," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2761-2768, Oct. 2007.
19. A. Das, K. Sivakumar, G. Mondal, and K. Gopakumar, "A multilevel inverter with hexagonal and 12-sided polygonal space vector structure for induction motor drive," in Proc. IECON, Nov. 10-13, 2008, pp. 1077-1082.
20. A. Das, K. Sivakumar, R. Ramchand, C. Patel, and K. Gopakumar, "A combination of hexagonal and 12-sided polygonal voltage space vector PWM control for IM drives using cascaded two-level inverters," IEEE Trans. Ind. Electron., vol. 56, no. 5, pp. 1657-1664, May 2009.
21. K. Marouani, L. Baghli, D. Hadiouche, A. Kheloui, and A. Rezzoug, "A new PWM strategy based on a 24-sector vector space decomposition for a six-phase VSI-Fed dual stator induction motor," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 1910-1920, May 2008.
22. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and DC-link capacitor voltage balancing using only the switchingstate redundancy - Part I," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2600-2608, Oct. 2007.
23. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and DC-link capacitor voltage balancing using only the switching-state redundancy - Part II," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2609-2616, Oct. 2007.
24. J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. M. Sala, R. P. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2288-2294, Aug. 2007.
25. D.-W. Chung, J.-S. Kim, and S.-K. Sul, "Unified voltage modulation technique for real-time three phase power conversion," IEEE Trans. Ind. Appl., vol. 34, no. 2, pp. 374-380, Mar./Apr. 1998.
26. X. Yuan and I. Barbi, "Fundamentals of a new diode clamping multilevel inverter," IEEE Trans. Power Electron., vol. 15, no. 4, pp. 711-718, Jul. 2000.