Hardware cache optimization for parallel multimedia applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1470 LNCS, Issue , 1998, Pages 923-932

  Kulkarni, C ^a   Catthoor, F ^a,b   De Man, H ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS;

CACHE OPTIMIZATION; MULTIMEDIA APPLICATIONS; POWER REQUIREMENT; PROGRAM PARAMETERS; PROGRAM TRANSFORMATIONS; REAL TIME MULTIMEDIA APPLICATIONS; SOFTWARE-CONTROLLED CACHE; SYSTEM CONSTRAINTS;

MULTIMEDIA SYSTEMS;

EID: 67650957867     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0057949     Document Type: Conference Paper

References (24)

1. J.Anderson, S.Amarasinghe, M.Lam, "Data and computation transformations for multiprocessors", in 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp.39-50, August 1995.
2. V.Bhaskaran and K.Konstantinides, "Image and video compression standards: Algorithms and Architectures", Kluwer Academic publishers, Boston, MA, 1995.
3. R.W.Broderson, "The network computer and its future", Proc. IEEE Int. SolidState Circuits Conf.,San Francisco, CA, pp.32-36, Feb.1997.
4. K.Danckaert, F.Catthoor and H.De Man, "System-level memory management for weakly parallel image processing", In proc. EUROPAR-96, Lecture notes in computer science series, vol. 1124, Lyon, Aug 1996.
5. E.De Greef, F.Catthoor, H.De Man, "Program transformation strategies for reduced power and memory size in pseudo-regular multimedia applications", accepted for publication in IEEE Trans, on Circuits and Systems for Video Technology, 1998.
6. E.De Greef, F.Catthoor, H.De Man, "Memory Size Reduction through Storage Order Optimization for Embedded Parallel Multimedia Applications", Intnl. Parallel Proc. Symp.(IPPS) in Proc. Workshop on "Parallel Processing and Multimedia", Geneva, Switzerland, pp.84-98, April 1997.
7. T.Halfhill and J.Montgomery, "Chip fashion: multi-media chips", Byte Magazine, pp. 171-178, Nov 1995.
8. P.Hicks, M.Walnock and R.M.Owens, "Analysis of power consumption in memory hierarchies", In Proc. Int'l symposium on low power electronics and design, pp.239242, Monterey, CA, Aug 1997.
9. Marek Hill, "Dinero III cache simulator", Online document available via http://www.cs.wisc.edu/ markhill,1989.
10. M.Jimenez, J.M.Liaberia, A.Fernandez and E.Morancho, "A unified transformation technique for multilevel blocking", In proc. EUROPAR-96, Lecture notes in computer science series, vol. 1124, Lyon, Aug 1996.
11. Milind Kamble and Kanad Ghose, "Analytical Energy Dissipation Models for Low Power Caches", In Proc. Int'l symposium on low power electronics and design, pp. 143-148, Monterey, Ca., Aug 1997.
12. C.Kulkarni,F.Catthoor and H.De Man, "Code transformations for low power caching in embedded multimedia processors", Proc. of Intnl. Parallel Processing Symposium (IPPS), pp.292-297,Orlando,FL,April 1998.
13. D.Kulkarni and M.Stumm, "Linear loop transformations in optimizing compilers for parallel machines", The Australian computer journal, pp.41-50, May 1995.
14. M.Lam, E.Rothberg and M.Wolf, " The cache performance and optimizations of blocked algorithms", In Proc. ASPLOS-IV, pp.63-74, Santa Clara, CA, 1991.
15. N.Manjikian and T.Abdelrahman, "Array data layout for reduction of cache conflicts", In Proc. of 8th Int'l conference on parallel and distributed computing systems, September, 1995.
16. L.Nachtergaele, F.Catthoor, F.Balasa, F.Franssen, E.De Greef, H.Samsom and H.De Man, "Optimisation of memory organisation and hierarchy for decreased size and power in video and image processing systems", Proc. Intnl. Workshop on Memory Technology, Design and Testing, San Jose CA, pp.82-87, Aug. 1995.
17. P.R.Panda, N.D.Dutt and A.Nicolau, " Memory data organization for improved cache performance in embedded processor applications", In Proc. ISSS-96, pp.9095, La Jolla, CA, Nov 1996.
18. J.P. Diguet, S. Wuytack, F.Catthoor and H.De Man, "Formalized methodology for data reuse exploration in hierarchical memory mappings", In Proc. Int'l symposium on low power electronics and design, pp.30-36, Monterey, CA, Aug 1997.
19. L.R.Rabiner and R.W.Schäfer, "Digital signal processing of speech signals", Prentice hall Int'l Inc., Englewood cliffs, NJ, 1988.
20. K.Ronner, J.Kneip and P.Pirsch, "A highly parallel single chip video processor", Proc. of the 3rd International Workshop, Algorithms and Parallel VLSI architectures III, Elsevier, 1995.
21. P.Strobach, "QSDPCM - A New Technique in Scene Adaptive Coding," Proc. 4th Eur. Signal Processing Conf., EUSIPCO-88, Grenoble, France, Elsevier Pubi., Amsterdam, pp.1141-1144, Sep. 1988.
22. V.Tiwari, S.Malik and A.Wolfe, "Instruction level power analysis and optimization of software", Journal of VLSI signal processing systems, vol. 13, pp.223-238, 1996.
23. Urning Ko, P.T.Balsara and Ashmini K.Nanda, "Energy optimization of multi-level processor cache architectures", In Proc. Int'l symposium on low power electronics and design, pp.45-49, Dana Point, CA, 1995.
24. M.E.Wolf and M.Lam, "A loop transformation theory and an algorithm to maximize parallelism", IEEE Trans, on parallel and distributed systems, pp.452-471, Oct 1991.