ACTion: Combining logic synthesis and technology mapping for MUX based FPGAs

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 2000, Pages 130-137

  Günther, Wolfgang ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY DECISION DIAGRAMS (BDDS); DON'T-CARES; GREEDY ALGORITHMS; LOGIC SYNTHESIS; MUX-BASED; RUNTIMES; TARGET TECHNOLOGY; TECHNOLOGY MAPPING;

ALGORITHMS; BINARY DECISION DIAGRAMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

MAPPING;

EID: 67650679890     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.2000.874625     Document Type: Conference Paper

References (25)

1. Actel. A C F 1 series FPGAs. Also available at http://www. actel . com/docs/databook97/sectionO1 /97 so1 d07. pdf, 1997
2. Actel. Actel DeskTOP CD. See http://www. actel. com/products/systems/ desktop. html, 1999.
3. S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic. Field-Programmable Gate Arrays. Kluwer Academic Publisher, 1992.
4. R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans, on Comp., 35(8):677-691,1986.
5. P. Buch, A. Narayan, A. R. Newton, and A. L. Sangiovanni-Vincentelli. Logic synthesis for large pass transistor circuits. In Int'l Conf. on CAD, pages 663-670,1997.
6. R. Chaudhry, T.-H. Liu, A. Aziz, and J. L. Burns. Area-oriented synthesis for pass-transistor logic. In Int'l Conf. on Comp. Design, pages 160-167, 1998.
7. G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.
8. R. Drechsler, N. Drechsler, and W. Giinther. Fast exact minimization of BDDs. IEEE Trans, on CAD, 19(3):384-389,2000.
9. S. Ercolani and G. D. Micheli. Technology mapping for electrically programmable gate arrays. In Design Automation Conf, pages 234-239, 1991.
10. W. Giinther and R. Drechsler. BDD minimization by linear transformations. In Advanced Computer Systems, pages 525-532, 1998.
11. G. Hachtel and E Somenzi. Logic Synthesis and Verification Algorithms. Kluwer Academic Publisher, 1996.
12. Y. Hong, P. A. Beerel, J. R. Burch, and K. L. McMillan. Safe BDD minimization using don't cares. In Design Automation Con$, pages 208-213,1997.
13. K. Karplus. Amap: a technology mapper for selectorbased field-programmable gate arrays. In Design Automation Con$, pages 244247,1991.
14. K. Karplus. ITEM: an if-then-else minimizer for logic synthesis. Technical report, University of California, Santa Cruz, 1992.
15. K. Keutzer. Dagon: Technology binding and local optimization by dag matching. In Design Automation Con$, pages 341-347,1987.
16. C. Meinel, E Somenzi, and T. Theobald. Linear sifting of decision diagrams. In Design Automation Con$, pages 202-207,1997.
17. J. Mohnke, P. Molitor, and S. Malik. Limits of using signatures for permutation independent Boolean comparison. In ASP Design Automation Con$, pages 459-464,1995.
18. R. Murgai, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. An improved synthesis algorithm for multiplexor-based PGA's. In Design Automation Con$, pages 386386,1992.
19. R. Murgai, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Logic Synthesis for Field-Programmable Gate Arrays. Kluwer Academic Publisher, 1995.
20. R. Murgai, Y, Nishizaki, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli. Logic synthesis for programmable gate arrays. In Design Automation Con$, pages 620-625, 1990.
21. S. Panda and E Somenzi. Who are the variables in your neighborhood. In Int'l Con$ on CAD, pages 74-77, 1995.
22. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int'l Con$ on CAD, pages 42-47, 1993.
23. E. Sentovich, K. Singh, L. Lavagno, Ch. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, University of Berkeley, 1992.
24. E Somenzi. CUDD: CU Decision Diagram Package Release 2. 3. 0. University of Colorado at Boulder, 1998.
25. C. Yang, M. Ciesielski, and V. Singhal. BDS: a BDDbased logic optimization system. In Design Automation Con$, 2000.