Detecting and eliminating potential violation of sequential consistency for concurrent C/C++ programs

Proceedings of the 2009 CGO - 7th International Symposium on Code Generation and Optimization

Volumn , Issue , 2009, Pages 25-34

  Duan, Yuelu ^a   Feng, Xiaobing ^a   Wang, Lei ^a   Zhang, Chao ^a   Yew, Pen Chung ^b  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b University of Minnesota   (United States)

Author keywords

Data race detection; Delay set; Fence; Relaxed memory model; Sequential consistency

Indexed keywords

ADDITIONAL COSTS; CONCURRENT PROGRAM; CONFLICT GRAPH; CYCLE DETECTION; DATA RACE DETECTION; DELAY SET; MULTITHREADED; PERFORMANCE LOSS; RACE DETECTION; REAL-WORLD APPLICATION; RELAXED MEMORY MODEL; SEQUENTIAL CONSISTENCY; SHARED-MEMORY PROGRAMS; SOURCE CODES;

BENCHMARKING; FENCES; NETWORK COMPONENTS; PROGRAM DEBUGGING;

SET THEORY;

EID: 67650518203     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2009.29     Document Type: Conference Paper

References (40)

1. D.Shasha, M.Snir, Efficient and correct execution of parallel programs that share memory. ACM Trans. Program. Lang. Syst.,10(2):282-312,1988.
2. A.Kamil, J.Su, K.Yelick, Make Sequential Consistency Practical in Titanium, Proc. of the ACM/IEEE SC 2005 Conf. Supercomputing, 2005.
3. X.Fang, J.Lee, S.P.Midkiff, Automatic Fence Insertion for Shared Memory Multiprocessing, Proc. of the Intl. Conf. on Supercomputing, 2003.
4. J.Lee, D.A.Padua, Hiding Relaxed Memory Consistency with a Compiler. Proc. of Intl Conf. on Parallel Architectures and Compilation Techniques, 2000.
5. W.Y.Chen, A.Krishnamurthy, K.Yelick, Polynomial-Time algorithms for Enforcing Sequential Consistency in SPMD Programs with Arrays. In Languages and Compilers for Parallel Computing, 2003.
6. Y.Yu, T.Rodeheffer, W.Chen, RaceTrack: Efficient Detection of Data Race Conditions via Adaptive Tracking. In 20th ACM Symposium on Operating Systems Principles, 2005.
7. J.-D.Choi et al. Efficient and precise data race detection for multithreaded object-oriented programs. In Proc. of Programming Language Design and Implementation, 2002.
8. R.O.Callahan, J.-D.Choi, Hybrid Dynamic Data Race Detection. In Principles and Practice of Parallel Programming, 2003.
9. A. Dining and E.Schonberg. An empirical comparison of monitoring algorithms for access anomaly detection. In Principles and Practice of Parallel Programming, 1990.
10. R.H.B.Netzer and B.P.Miller. Improving the accuracy of data race detection. In Principles and Practice of Parallel Programming, 1991.
11. S.Narayannasamy, Z.Wang, J.Tigani, A.Edwards, B.Calder. Automatically classifying benign and harmful data races using replay analysis. In Programming Language Design and Implementation, 2007.
12. D.Perkovic and P.J.Keleher. Online data-race detection via coherency guarantees. In Operating System Design and Implementation, 1996.
13. S.Savage, M.Burrows, G.Nelson, P.Sobalvarro, and T. Anderson. Eraser: A dynamic data race detector for multithreaded programs. In ACM Tran. On Computer System, 1997.
14. C. von Praun and T.R.Gross. Object race detection. In Object-Oriented Programming, Systems, Languages and Applications, 2001.
15. E.Pozniansky and A.Schuster. Efficient on-the-fly data race detection in multithreaded c++ programs. In Principles and Practice of Parallel Programming, 2003.
16. C.Boyapati. R.Lee, and M.Rinard. Owership types for safe programming: Preventing data races and deadlocks. In Object-Oriented Programming, Systems, Languages and Applications, 2002
17. C.Flanagan and S.N.Freund. Type-based race detection for java. In Programming Language Design and Implementation, 2000.
18. K.Gharachorloo, P.B.Gibbons, Detecting violations of sequential consistency. In Symposium on Parallel Algorithms and Architectures, 1991.
19. S.V.Adve, M.D.Hill, B.P.Miller, R.H.B.Netzer, Detecting data races on weak memory systems. In Intl. Symposium on Computer Architecture, 1991.
20. M.Prvulovic, CORD: Cost-effective (and nearly overhead-free) Order- Recording and Data race detection. In High Performance Computer Architecture, 2006.
21. M.Prvulovic and J.Torrellas. ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In Intl. Symposium on Computer Architecture, 2003.
22. S.L.Min and J.-D.Choi. An efficient cache-based access anomaly detection scheme. In Architectural Support for Programming Languages and Operating Systems, 1991.
23. J.D.Choi, S.L.Min, Race Frontier: Reproducing Data Races in Parallel Program Debugging, In Principles and Practice of Parallel Programming, 1991.
24. S.Burckhardt, M.Musuvathi, Effective Program Verification for Relaxed Memory Models. In Computer Aided Verification, 2008.
25. S.Burckhardt, R.Alur, M.M.K.Martin, CheckFence: checking consistency of concurrent data types on relaxed memory models. In Programming Language Design and Implementation, 2007.
26. H.J.Boehm, S.V.Adve, Foundations of the C++ Concurrency Memory Model, In Programming Language Design and Implementation, 2008.
27. L.Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. In IEEE Tran. On Computer, 1979.
28. S.V.Adve, K.Gharachorloo, Shared Memory Consistency Models: A tutorial. In IEEE computer, 1995.
29. S.Lu, J.Tucek, F.Qin, Y.Y.Zhou. AVIO: Detecting atomicity violations via access interleaving invariants. In Architecture Support for Program Languages and Operating Systems, 2006.
30. M.Xu, R.Bodik, M.Hill. A serializability violation detector for sharedmemory server programs. In Programming Language Design and Implementation, 2005.
31. S.Lu, S.Park, E.Seo, Y.Y.Zhou. Learning from mistakes-a comprehensive study on real world concurrency bug characteristics. In Architecture Support for Programming Languages and Operating Systems, 2008.
32. S.Lu, S.Park, C.Hu, X.Ma, W.Jiang, Z.Li, R.Popa, Y.Y.Zhou. MUVI: automatically inferring multi-variable access correlations and detecting related semantic and concurrency bugs. In Symposium on Operating System Principles, 2007.
33. D.Schmidt, T.Harrison. Double-checked-locking: an optimization pattern for efficiently initializing and accessing thread-safe objects. In Programming Language Design and Implementation, 1996.
34. The "Double-checked-locking is broken" declaration. http://www. cs.umd.edu/p̃ugh/java/memoryModel/DoubleCheckedLocking.html.
35. M.Frigo, C.E.Leiserson, K.H.Randall. The Implementation of the cilk-5 multithreaded language. In Programming Language Design and Implementation, 1998.
36. N. Nethercote and J. Seward. Valgrind: A Program Supervision Framework. Electr. In Notes Theor. Comput. Sci., 2003.
37. P.Zhou, R.Teodorescu, and Y.Zhou. Hard: Hardware-assisted lockset-based race detection. In High Performance Computer Architecture, 2007.
38. Intel 64 Architecture Memory Ordering White Paper. http://developer. intel.com/products/processor/manuals/318147.pdf
39. J.Manson, W.Pugh and S.Adve. The Java memory model. In Proc. Symp. on Principles of Programming Languages, 2005.
40. D.Aspinall and J.Sevcik. Java Memory Model examples: Good, bad, and ugly. VAMP07 Proceedings http://www.cs.ru.nl/ chaack/VAMP07/,2007.