Parallel modular multiplication algorithm in residue number system

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3019, Issue , 2004, Pages 1028-1033

  Kim, Hyun Sung ^a   Park, Hee Joo ^a   Hwang, Sung Ho ^b  

^a Kyungil University   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

TABLE LOOKUP;

MIXED RADIXES; MODULAR MULTIPLICATION; MODULAR REDUCTION; NUMBER SYSTEM; PARALLELIZATIONS; RESIDUE NUMBER SYSTEM; WEIGHTED NUMBER;

NUMBERING SYSTEMS;

EID: 67650467061     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-24669-5_133     Document Type: Conference Paper

References (14)

1. W. Diffie, M. Hellman, New Directions in Cryptography, IEEE Trans. on Info. Theory, vol. IT-22(6), pp. 644-654, 1976.
2. N.S. Szabo, R.I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill, New York, 1967.
3. F.J. Taylor, Residue Arithmetic: A Tutorial with Examples, Computer, pp. 50-62, May 1984.
4. K.M. Elleithy, M.A. Bayoumi, A Systolic Architecture for Modulo Multiplication, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 42, no. 11, pp. 725-729, Nov. 1995.
5. J.C. Bajard, L.S. Didier, P. Kornerup, An RNS Montgomery Modular Multiplication Algorithm, IEEE Trans. on Computers, vol. 47, no. 7, pp. 766-776, July 1998.
6. D. Radhakrishnan, Y. Yuan, Novel Approaches to the Design of VLSI RNS Multipliers, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 39, no. 1, pp. 52-57, Jan. 1992.
7. G. Alia, E. Martinelli, A VLSI Modulo m Multiplier, IEEE Trans. on Computers, vol. 40, no. 7, pp. 873-878, July 1991.
8. F.J. Taylor, A VLSI Residue Arithmetic Multiplier, IEEE Trans. on Computers, vol. C-31, no. 6, pp. 540-546, June 1982.
9. G.A. Jullien, Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms, IEEE Trans. on Computers, vol. C-29, no. 10, pp. 899-905, Oct. 1980.
10. M. Soderstrand, W.K. Jenkins, G.A. Jullian, F.J. Taylor, Residue Number Systems: Modern Applications in Digital Signal Processing, New York, IEEE, 1986.
11. V.S. Dimitrov, G.A. Jullien, W.C. Miller, A Residue Number System Implementation of Real Orthogonal Transforms, IEEE Trans. on Signal Processing, vol. 46, no. 3, pp. 563-570, March 1998.
12. m), Information Processing Letter, vol. 76, pp. 135-139, 2000.
13. H. S. Kim, Bit-Serial AOP Arithmetic Architecture for Modular Exponentiation, Ph. D. Thesis, Kyungpook National Univ., 2002.
14. k) using Polynomial Residue Arithmetic, Design, Codes and Cryptography, vol. 20, no. 2, pp. 155-173, 2000.