Time-mode circuits for analog computation

International Journal of Circuit Theory and Applications

Volumn 37, Issue 5, 2009, Pages 631-659

  Ravinuthula, Vishnu ^a   Garg, Vaibhav ^a   Harris, John G ^a   Fortes, José A B ^a  

^a University of Florida   (United States)

Author keywords

Analog circuits; Analog processing circuits; FIR digital filters; Image edge analysis; Timing circuits

Indexed keywords

ANALOG COMPUTATION; ANALOG PROCESSING CIRCUITS; BASIC CIRCUITS; BUILDING BLOCK; CURRENT-MODE CIRCUIT; DETECTION CIRCUITS; DYNAMIC RANGE; FIR DIGITAL FILTERS; IMAGE EDGE ANALYSIS; LOW POWER; NOISE PERFORMANCE; STEP FUNCTIONS; VOLTAGE MODE; WEIGHTED AVERAGES;

ACOUSTIC INTENSITY; ACTIVE FILTERS; ANALOG CIRCUITS; ANALOG COMPUTERS; DIGITAL CIRCUITS; EDGE DETECTION; FIR FILTERS; SIGNAL TO NOISE RATIO; TIME MEASUREMENT; TIMING CIRCUITS;

ELECTRIC NETWORK ANALYSIS;

EID: 67149084606     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.488     Document Type: Article

References (33)

1. Horowitz P, Hill P. The Art of Electronics (2nd edn). Cambridge University Press: Cambridge, MA, 1989.
2. Johns DA, Martin K. Analog Integrated Circuit Design. Wiley: New York, 1997.
3. Toumazou C, Haigh DG, Lidgey FJ. Analogue IC Design: The Current-Mode Approach. Peter Peregrinus: London, 1993.
4. Souliotis G, Haritantis I. Current-mode filters based on current mirror arrays. International Journal of Circuit Theory and Applications 2007; 36(2):173-183.
5. Gilbert B. Translinear circuits: a proposed classification. Electronics Letters 1975; 11(1):14-16.
6. Frey DR. Log-domain filtering: an approach to current-mode filtering. IEE Proceedings G, Circuits, Devices and Systems 1993; 140(6):406-416.
7. Theuwissen AJP. Solid-State Imaging with Charge-Coupled Devices (1st edn). Kluwer Academic Publishers: Dordrecht, 1995.
8. Maass W. Fast sigmoidal networks via spiking neurons. Neural Computation 1997; 9:279-304.
9. Oulmane M, Roberts GW. A CMOS time amplifier for femto-second resolution timing measurement. IEEE International Symposium on Circuits and Systems 2004; 1:509-512.
10. Murray Alan E. In Pulsed Neural Networks, Chapter 3, Maass W (ed.). MIT Press: Cambridge, MA, 1999; 87-110.
11. Papathanasiou K, Hamilton A. Pulse based signal processing: VLSI implementation of a Palmo filter. IEEE International Symposium on Circuits and Systems 1996; 1:270-273.
12. Sarpeshkar R, O'Halloran M. Scalable hybrid computation with spikes. Neural Computation 2002; 14:2003-2038.
13. Cauwenberghs G, Yariv A. Fault-tolerant dynamic multi-level storage in analog VLSI. IEEE Transactions on Circuits and Systems. Part II 1994; 41:827-829.
14. Ravinuthula V. Time-mode circuits for analog computation. Ph.D. Thesis, University of Florida, 2006. Available from: http://www.cnel.ufl. edu/~vaibhav/vishnu ravinuthula phd thesis.pdf.
15. Robinson FNH. Noise Fluctuations in Electronic Devices and Circuits. Clarendon Press: Oxford, 1974.
16. Sarpeshkar R, Delbruck T, Mead CA. White noise in MOS transistors and resistors. IEEE Circuits and Devices 1993; 9(6):23-29.
17. Zhao W, Cao Y. New generation of predictive technology model for sub-45 nm design exploration. Seventh IEEE Symposium on Quality Electronic Design, San Jose, CA, U.S.A., 2006; 585-590. Available from: http://www.eas.asu.edu/~ptm.
18. Choi C-H, Nam K-Y, Yu Z, Dutton RW. Impact of gate direct tunneling current on circuit performance: a simulation study. IEEE Transactions on Electron Devices 2004; 48(12):2823-2829.
19. Drennan PG, McAndrew CC. Understanding MOSFET mismatch for analog design. IEEE Journal of Solid-State Circuits 2003; 38(3):450-456.
20. Lakshmikumar KR, Hadaway RA, Copeland MA. Characterization and modeling of mismatch in MOS transistor for precision analog design. IEEE Journal of Solid-State Circuits 1986; 21(6):1057-1066.
21. Charlton O, Redman-White W. Ultra high-compliance CMOS current mirrors for low voltage charge pumps and references. Thirtieth European Solid-State Circuits Conference. ESSCIRC 2004, Leuven, Belgium, September 2006; 227-230.
22. Zarabadil SR, Ismail M. Very-high-output-impedance cascode current sources/current mirrors/transresistance stages and their applications. International Journal of Circuit Theory and Applications 1992; 20(6):639-648.
23. Huang R, Wey C-L. Simple yet accurate current copiers for low-voltage current-mode signal-processing applications. International Journal of Circuit Theory and Applications 1995; 23(2):137-145.
24. Yang H, Sarpeshkar R. A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical applications. IEEE Transactions on Circuits and Systems I, Special Issue on Life Sciences and System Applications 2006; 53(11):2349-2356.
25. Koziel S, Szczepanski S. Design of highly linear tunable CMOS OTA for continuous-time filters. IEEE Transactions on Circuits and Systems. Part II 2002; 49(2):110-122.
26. Kim B, Mandal S, Sarpeshkar R. Power-adaptive operational amplifier with positive-feedback self biasing. Proceedings of the IEEE International Symposium on Circuits and Systems, Island of Kos, Greece, 21-24 May 2006; 4883-4886.
27. Baker RJ. CMOS: Circuit Design, Layout, and Simulation (2nd edn). Wiley/IEEE Press: New York, 2004.
28. Qi X, Guo X, Harris JG. A time-to-first spike CMOS imager. IEEE International Symposium on Circuits and Systems 2004; 4:824-827.
29. Narula HS, Harris JG. A time-based VLSI potentiostat for ion current measurements. IEEE Sensors Journal 2006; 6(2):239-247.
30. Gonzalez RC, Wintz P. Digital Image Processing (2nd edn). Addison-Wesley: Reading, MA, 1987.
31. Guo X. A time-Based asynchronous readout CMOS image sensor. Ph.D. Thesis, University of Florida, 2002.
32. Chan V, van Schaik A, Shih-Chii L. Spike response properties of an AER EAR. IEEE International Symposium on Circuits and Systems, Island of Kos, Greece, 2006; 859-862.
33. Wei D, Garg V, Harris JG. An asynchronous delta-sigma converter implementation. IEEE International Symposium on Circuits and Systems, Island of Kos, Greece, 2006; 4903-4906.