Fault-tolerant reconfiguration system for asymmetric multilevel converters using bidirectional power switches

IEEE Transactions on Industrial Electronics

Volumn 56, Issue 4, 2009, Pages 1300-1306

  Barriuso, Pablo ^a   Dixon, Juan ^b   Flores, Patricio ^b   Morán, Luis ^c  

^a Compañía Americana deMultiservicios ^*  (Chile)

^b PONTIFICIA UNIVERSIDAD CATÓLICA DE CHILE   (Chile)

^c UNIVERSITY OF CONCEPCIÓN   (Chile)

Author keywords

Fault tolerance; Multilevel systems; Power conversion

Indexed keywords

CASCADED H-BRIDGE INVERTERS; ELECTRONIC VALVES; FAULT-TOLERANT; FAULTY CONDITIONS; GATING SIGNALS; H-BRIDGES; MULTI-LEVEL CONVERTERS; MULTILEVEL SYSTEMS; POWER BRIDGES; POWER CONVERSION; POWER SWITCHES; RECONFIGURATION SYSTEMS; VOLTAGE LEVELS;

ACTIVE FILTERS; BIPOLAR TRANSISTORS; ELECTRIC INVERTERS; FAULT TOLERANT COMPUTER SYSTEMS; INSULATED GATE BIPOLAR TRANSISTORS (IGBT); QUALITY ASSURANCE;

FAULT TOLERANCE;

EID: 65549164400     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2008.2005680     Document Type: Article

References (22)

1. J. Rodríguez, B. Wu, S. Bernet, J. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
2. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1092-1104, Apr. 2007.
3. L. G. Franquelo, M. M. Prats, R. Portillo, J. I. León, J. M. Carrasco, E. Galván, M. Perales, and J. L. Mora, "Three dimensional space vector modulation algorithm for four leg multilevel converters using ABC coordinates," IEEE Trans. Ind. Electron., vol. 53, no. 2, pp. 458-466, Apr. 2006.
4. P. Lezana, C. A. Silva, J. Rodriguez, and M. A. Pérez, "Zero steady-state error input current controller for regenerative multilevel converters based on single phase cells," IEEE Trans. Ind. Electron. vol. 54, no. 2, pp. 733-740, Apr. 2007.
5. M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high power applications," IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834-841, May/Jun. 2000.
6. J. Dixon and L. Morán, "High-level multistep inverter optimization using a minimum number of power transistors," IEEE Trans. Power Electron., vol. 21, no. 2, pp. 330-337, Mar. 2006.
7. M. Ortúzar, R. Carmi, J. Dixon, and L. Morán, "Voltage-source active power filter based on multilevel converter and ultracapacitor DC link," IEEE Trans. Ind. Electron., vol. 53, no. 2, pp. 614-623, Apr. 2006.
8. J. Dixon and L. Morán, "A clean four-quadrant sinusoidal power rectifier using multistage converters for subway applications," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 653-661, Jun. 2005.
9. A. Chen, H. Lei, C. Lifeng, D. Yan, and H. Xiangning, "A multilevel converter topology with fault-tolerant ability," IEEE Trans. Power Electron., vol. 20, no. 2, pp. 405-415, Mar. 2005.
10. H. Lei, M. Mingyao, C. Alian, H. Xiangning, and M. Hao, "Reconfiguration of carrier-based modulation strategy for fault tolerant multilevel inverters," in Proc. 32nd Annu. IEEE IECON, Nov. 6-10, 2005, pp. 1048-1053.
11. A. M. S. Mendes and A. J. Marques Cardoso, "Fault-tolerant operating strategies applied to three-phase induction-motor drives," IEEE Trans. Ind. Electron., vol. 53, no. 6, pp. 1807-1817, Dec. 2006.
12. K. Xiaomin, K. A. Corzine, and Y. L. Familiant, "A unique fault-tolerant design for flying capacitor multilevel inverter," IEEE Trans. Power Electron., vol. 19, no. 4, pp. 979-987, Jul. 2004.
13. C. Turpin, P. Baudesson, F. Richardeau, F. Forest, and T. A. Meynard, "Fault management of multicell converters," IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 988-997, Oct. 2002.
14. F. Richardeau, P. Baudesson, and T. Meynard, "Failures-tolerance and remedial strategies of a PWM multicell inverter," IEEE Trans. Power Electron., vol. 19, no. 6, pp. 905-912, Nov. 2002.
15. S. Khomfoi and L. M. Tolbert, "Fault diagnosis and reconfiguration for multilevel inverter drive using AI-based techniques," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2954-2968, Dec. 2007.
16. O. Wallmark, L. Harnefors, and O. Carlson, "Control algorithms for a fault-tolerant PMSM drive," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1973-1980, Aug. 2007.
17. L. Shengming and L. Xu, "Strategies of fault tolerant operation for three-level PWM inverters," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 933-940, Jul. 2006.
18. P. Correa, M. Pacas, and J. Rodríguez, "Modulation strategies for fault-tolerant operation of H-bridge multilevel inverters," in Proc. IEEE ISIE, Jul. 9-13, 2006, vol. 2, pp. 1589-1594.
19. P. Correa and J. Rodríguez, "Control strategy reconfiguration for a multilevel inverter operating with bypassed cells," in Proc. IEEE ISIE, Jun. 4-7, 2007, pp. 3162-3167.
20. F. Z. Peng, J. S. Lai, J. McKeever, and J. Van Coevering, "A multilevel voltage-source inverter with separate DC sources for static var generation," in Conf. Rec. IEEE-IAS Annu. Meeting, 1995, pp. 2541-2548.
21. N. Mohan and G. Kamath, "A novel per phase approach of power electronic interface for power system applications," in Proc. NAPS, 1995, pp. 457-461.
22. Brusa: Maximum Power Tracking Model MPT-N15, Brusa Elektronik AG, Sennwald, Switzerland. [Online]. Available: http://www.brusa.li/products/ g_mpt_n15207.htm