Symmetric multiprocessing on programmable chips made easy

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 240-245

  Hung, Austin ^a   Bishop, William ^a   Kennings, Andrew ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT LAYOUT; MULTIPROCESSING PROGRAMS; MULTIPROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER);

MEMORY SYSTEM; MULTIPROCESSING ARCHITECTURE; PROGRAMMABLE CHIP; SOFTCORE PROCESSOR;

MICROPROCESSOR CHIPS;

EID: 33646929244     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.286     Document Type: Conference Paper

References (14)

1. Altera Corp. Simultaneous Multi-Mastering with the Avalen Bus. Application Note AN-184-1.1, Altera Corp., San Jose, California, April 2002.
2. Altera Corp., San Jose, California. Avalon Bus Specification Reference Manual, July 2003.
3. Altera Corp. Nios 3.0 CPU. Data Sheet DS-NIOSCPU-2.1, Altera Corp., San Jose, California, March 2003.
4. Altera Corp., San Jose, California. Nios Embedded Processor 32-Bit Programmer's Reference Manual, January 2003.
5. M. Collin, R. Haukilahti, M. Nikitovic, and J. Adomat. SoCrates - A Multiprocessor SoC in 40 days. In Conference on Design, Automation and Test in Europe, Munich, Germany, March 2001.
6. M. J. Flynn. Very High-Speed Computing Systems. In Proceedings of the IEEE, number 54, pages 1901-1909, December 1966.
7. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Francisco, California, second edition, 1996.
8. R. Hoare, S. Tung, and K. Werger. An 88-Way Multiprocessor within an FPGA with Customizable Instructions. In Proceedings of the 18th IEEE Intl. Parallel and Distributed Processing Symposium, page 258b, Sante Fe, New Mexico, April 2004.
9. A. Hung. Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips. M.A.Sc. Thesis, University of Waterloo, Waterloo, August 2004.
10. A. Hung, W. Bishop, and A. Kennings. Enabling Cache Coherency for N-Way SMP Systems on Programmable Chips. In Proceedings of the 2004 Intl. Conference on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, June 2004.
11. Intel Corp., Santa Clara, California. Multiprocessor Specification - Version 1.4, 1997.
12. L.Lamport. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Transactions on Computers, 28(9):690-691, September 1979.
13. X. Wang and S. G. Ziavras. Parallel Direct Solution of Linear Equations on FPGA-Based Machines. In Proceedings of the 17th IEEE Intl. Parallel and Distributed Processing Symposium, pages 113-120, Nice, France, April 2003.
14. Xilinx Inc. MicroBlaze RISC 32-Bit Soft Processor. Product Brief, Xilinx, Inc., San Jose, California, August 2002.