메뉴 건너뛰기




Volumn 56, Issue 3, 2009, Pages 195-199

A low-leakage open-loop frequency synthesizer allowing small-area on-chip loop filter

Author keywords

Frequency modulation; Frequency stability; Frequency synthesizers; Leakage currents; Phase locked loops; Phase noise; Transceivers

Indexed keywords

CIRCUIT OSCILLATIONS; FREQUENCY STABILITY; FREQUENCY SYNTHESIZERS; LEAKAGE CURRENTS; OSCILLISTORS; PHASE LOCKED LOOPS; PHASE NOISE; TRANSCEIVERS;

EID: 64049106123     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2009.2015366     Document Type: Article
Times cited : (5)

References (11)
  • 3
    • 33845622376 scopus 로고    scopus 로고
    • A fully integrated 2.4-GHz IEEE 802.15.4-compliant transceiver for ZigBee applications
    • Dec
    • W. Kluge, F. Poegel, H. Roller, M. Lange, T. Ferchland, L. Dathe, and D. Eggert, "A fully integrated 2.4-GHz IEEE 802.15.4-compliant transceiver for ZigBee applications," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2767-2775, Dec. 2006.
    • (2006) IEEE J. Solid-State Circuits , vol.41 , Issue.12 , pp. 2767-2775
    • Kluge, W.1    Poegel, F.2    Roller, H.3    Lange, M.4    Ferchland, T.5    Dathe, L.6    Eggert, D.7
  • 4
    • 33846344291 scopus 로고    scopus 로고
    • Design of a CMOS VCO with two tuning inputs applied for a wideband GFSK-modulated frequency synthesizer
    • Jan
    • K. C. Peng, C. H. Huang, C. J. Li, T. S. Horng, and S. F. Lee, "Design of a CMOS VCO with two tuning inputs applied for a wideband GFSK-modulated frequency synthesizer," in Proc. IEEE Radio Wireless Symp., Jan. 2006, pp. 443-446.
    • (2006) Proc. IEEE Radio Wireless Symp , pp. 443-446
    • Peng, K.C.1    Huang, C.H.2    Li, C.J.3    Horng, T.S.4    Lee, S.F.5
  • 5
    • 0032309765 scopus 로고    scopus 로고
    • A fully integrated CMOS DCS-1800 frequency synthesizer
    • Dec
    • J. Craninckx and M. S. J. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2054-2065, Dec. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , Issue.12 , pp. 2054-2065
    • Craninckx, J.1    Steyaert, M.S.J.2
  • 8
    • 0024091885 scopus 로고
    • A variable delay line PLL for CPU coprocessor synchronization
    • Oct
    • M. G. Johnson and E. L. Hudson, "A variable delay line PLL for CPU coprocessor synchronization," IEEE J. Solid-State Circuits, vol. 23, no. 10, pp. 1218-1223, Oct. 1988.
    • (1988) IEEE J. Solid-State Circuits , vol.23 , Issue.10 , pp. 1218-1223
    • Johnson, M.G.1    Hudson, E.L.2
  • 9
    • 8344242020 scopus 로고    scopus 로고
    • A 10-nW 12-bit accurate analog storage cell with 10-aA leakage
    • Nov
    • M. O'Halloran and R. Sarpeshkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1985-1996, Nov. 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , Issue.11 , pp. 1985-1996
    • O'Halloran, M.1    Sarpeshkar, R.2
  • 11
    • 8344225290 scopus 로고    scopus 로고
    • On the phase-noise and phase-error performances of multiphase LC CMOS VCOs
    • Nov
    • P. Andreani and X. Wang, "On the phase-noise and phase-error performances of multiphase LC CMOS VCOs," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1883-1893, Nov. 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , Issue.11 , pp. 1883-1893
    • Andreani, P.1    Wang, X.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.