|
Volumn , Issue , 2008, Pages 102-107
|
Lock-in-thermography for 3- dimensional localization of electrical defects inside complex packaged devices
|
Author keywords
[No Author keywords available]
|
Indexed keywords
3-DIMENSIONAL;
ACTIVE DEFECTS;
DEVICE SURFACES;
ELECTRICAL DEFECTS;
ELECTRICAL EXCITATIONS;
HOT SPOTS;
INNER DEFECTS;
LATERAL RESOLUTIONS;
LOCK-IN;
MOLD COMPOUNDS;
MULTI CHIPS;
NON-DESTRUCTIVE;
PACKAGED DEVICES;
RESISTIVE OPENS;
SIGNAL-TO-NOISE RATIOS;
SINGLE CHIPS;
STACKED DIES;
TEMPERATURE FIELDS;
TEST DEVICES;
THERMAL RESPONSE;
DEFECTS;
INTEGRATED CIRCUITS;
MOLDS;
QUALITY ASSURANCE;
REMOTE SENSING;
SAFETY FACTOR;
SIGNAL TO NOISE RATIO;
THERMOGRAPHY (IMAGING);
THERMOGRAPHY (TEMPERATURE MEASUREMENT);
FAILURE ANALYSIS;
|
EID: 63749088416
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1361/cp2008istfal02 Document Type: Conference Paper |
Times cited : (42)
|
References (7)
|