Performance comparison of techniques on static path analysis of WCET

Proceedings of The 5th International Conference on Embedded and Ubiquitous Computing, EUC 2008

Volumn 1, Issue , 2008, Pages 104-111

  Lv, Mingsong ^a   Gu, Zonghua ^b   Guan, Nan ^a   Deng, Qingxu ^a   Yu, Ge ^a  

^a NORTHEASTERN UNIVERSITY   (China)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

ILP; Model checking; Real time; Static path analysis; WCET

Indexed keywords

COMPLEX STRUCTURES; EXECUTION PATHS; EXECUTION TIME; ILP; KEY PROCESS; PERFORMANCE COMPARISONS; PERFORMANCE DATUM; REAL-TIME; RESEARCH COMMUNITIES; SCALABILITY PROBLEMS; STATIC PATH ANALYSIS; WCET; WORST-CASE EXECUTION TIME;

MODEL STRUCTURES; REGRESSION ANALYSIS; STRUCTURED PROGRAMMING; UBIQUITOUS COMPUTING;

MODEL CHECKING;

EID: 63449125676     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EUC.2008.178     Document Type: Conference Paper

References (19)

1. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.
2. M. Ben-Ari. Principles of the Spin Model Checker. Springer, 2008.
3. A. Cimatti, E. M. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella. Nusmv 2: An opensource tool for symbolic model checking. In CAV'04: Proceedings of the 14th International Conference on Computer Aided Verification, pages 359-364, London, UK, 2002.
4. J. Engblom and A. Ermedahl. Modeling complex flows for worst-case execution time analysis. In Proceedings of 21th IEEE Real-Time Systems Symposium, Los Alamitos, CA, USA, 2000.
5. Z. Gu, X. He, and M. Yuan. Optimization of static task and bus access schedules for time-triggered distributed embedded systems with model-checking. In DAC'07: Proceedings of the 44th annual conference on Design automation, pages 294-299, New York, NY, USA, 2007.
6. Z. Gu, M. Yuan, and X. He. Optimal static task scheduling on reconfigurable hardware devices using model-checking. In RTAS '07: Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium, page 32C44, Washington, DC, USA, 2007.
7. G. J. Holzmann. The model checker spin. IEEE Trans. Softw. Eng., 23(5):279-295, 1997.
8. X. Li, Y. Liang, T. Mitra, and A. Roychoudhury. Chronos: A timing analyzer for embedded software. Technical report, National University of Singapore, 2005.
9. X. Li, A. Roychoudhury, and T. Mitra. Modeling out-of-order processors for wcet analysis. Real-Time Syst., 34(3):195-227, 2006.
10. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, Norwell, MA, USA, 1993.
11. A. Metzner. Why model checking can improve wcet analysis. In CAV, pages 334-347, 2004.
12. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. Real-Time Systems, pages 159-176, 1989.
13. P. Puschner and A. Schedl. Computing maximum task execution times with linear programming techniques. Technical report, Technische Universität Wien, Institut fur Technische Informatik, 1995.
14. C. A. J. G. K. E. O. M. P. M. R. Roberto Cavada, Alessandro Cimatti and A. Tchaltsev. Nusmv 2.4 user manual. Technical report, ITC-irst, Italy, 2005.
15. H. Theiling and C. Ferdinand. Combining abstract interpretation and ilp for microarchitecture modelling and program path analysis. Real-Time Systems Symposium, 1998. Proceedings., The 19th IEEE, pages 144-153, Dec 1998.
16. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and precise wcet prediction by separated cache andpath analyses. RealTime Systems, 18(2-3):157-179, 2000.
17. R. Wilhelm. Why ai + ilp is good for wcet, but mc is not, nor ilp alone. In VMCAI, pages 309-322, 2004.
18. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The worst-case execution-time problem - overview of methods and survey of tools. Trans. on Embedded Computing Sys., 7(3):1-53, 2008.
19. S. M. Yau-Tsun Steven Li. Performance analysis of embedded software using implicit path enumeration. 32nd Conference on Design Automation, 1995., pages 456-461, 1995.