메뉴 건너뛰기




Volumn , Issue , 2001, Pages 590-593

Convergence and speed issues in analog HDL model formulation for MEMS

Author keywords

Analog hardware description language; Behavioral modeling; Convergence

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA ACQUISITION; MATHEMATICAL MODELS; OPTIMIZATION;

EID: 6344237679     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (4)

References (11)
  • 1
    • 0033351960 scopus 로고    scopus 로고
    • A hierarchical circuit-level design methodology for microelectromechanical systems
    • G. K. Fedder and Q. Jing, "A Hierarchical Circuit-level Design Methodology for Microelectromechanical Systems", IEEE Transactions on Circuits and Systems II, vol. 46, no. 10, pp 1309-1315, 1999
    • (1999) IEEE Transactions on Circuits and Systems II , vol.46 , Issue.10 , pp. 1309-1315
    • Fedder, G.K.1    Jing, Q.2
  • 3
    • 0032048644 scopus 로고    scopus 로고
    • Electrofluidic full-system modelling of a flap valve micropump based on Kirchoffian Theory
    • P. Voigt, G. Schrag and G. Wachutka, "Electrofluidic full-system modelling of a flap valve micropump based on Kirchoffian Theory", Sensors and Actuators A, 66, pp. 9-14, 1998
    • (1998) Sensors and Actuators A , vol.66 , pp. 9-14
    • Voigt, P.1    Schrag, G.2    Wachutka, G.3
  • 5
    • 0040328136 scopus 로고
    • Release 4.0, Analogy Inc. Beavorton OR
    • MAST Reference Manual, Release 4.0, Analogy Inc. Beavorton OR, 1995
    • (1995) MAST Reference Manual
  • 8
    • 0038411653 scopus 로고    scopus 로고
    • Cadence Design Systems, 555 River Oaks Parkway, San Jose, CA
    • Spectre User Guide, Cadence Design Systems, 555 River Oaks Parkway, San Jose, CA, http://www.cadence.com
    • Spectre User Guide


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.