-
3
-
-
84957014368
-
Discrete logarithms in finite fields and their cryptographic significance
-
Paris, France, Apr
-
A. M. Odlyzko, "discrete logarithms in finite fields and their cryptographic significance, " in Adv. Cryptol. proc. Eurocrypt '84, Paris, France, pp. 224-314, Apr. 1984.
-
(1984)
Adv. Cryptol. Proc. Eurocrypt '84
, pp. 224-314
-
-
Odlyzko, A.M.1
-
4
-
-
0017018484
-
New directions in cryptography
-
W. Diffe and M. Hellmari. "New directions in cryptography," IEEE Trans. Inform. Theory, vol. IT-22, pp. 644-654. 1976.
-
(1976)
IEEE Trans. Inform. Theory
, vol.IT-22
, pp. 644-654
-
-
Diffe, W.1
Hellmari, M.2
-
5
-
-
0021411526
-
Systolic multipliers for finite fields GF(2m)
-
Apr
-
C. S. Yeh. S. Reed, and T.K. Truong, "Systolic multipliers for finite fields GF(2m)," IEEE Trans, on Computers vol. C-33, pp. 357-360, Apr. 1984.
-
(1984)
IEEE Trans, on Computers
, vol.C-33
, pp. 357-360
-
-
Yeh, C.S.1
Reed, S.2
Truong, T.K.3
-
6
-
-
0028374435
-
A systolic power-sum circuit for GF(2m)
-
Feb
-
S. W. Wei, "A systolic power-sum circuit for GF(2m)," IEEE Trans, on Computers vol. 43, no. 2, pp. 226-229, Feb. 1994.
-
(1994)
IEEE Trans, on Computers
, vol.43
, Issue.2
, pp. 226-229
-
-
Wei, S.W.1
-
7
-
-
0028466101
-
Bit-level systolic array for fast exponentiation in GF(2m)
-
Jul
-
C. L. Wang, "Bit-level systolic array for fast exponentiation in GF(2m)," IEEE Trans, on Computers vol. 43, no. 7, pp. 838-841, Jul. 1994.
-
(1994)
IEEE Trans, on Computers
, vol.43
, Issue.7
, pp. 838-841
-
-
Wang, C.L.1
-
8
-
-
0032071839
-
Systolic dual basis serial multiplier
-
May
-
J. J. Wonziak, "Systolic dual basis serial multiplier, " LEE Proc.-Comput. Digit. Tech. Vol. 145, No. 3, pp. 237-241, May 1998.
-
(1998)
IEE Proc.-Comput. Digit. Tech
, vol.145
, Issue.3
, pp. 237-241
-
-
Wonziak, J.J.1
-
9
-
-
0024753847
-
Structure of parallel multipliers for a class of fields GF(2m)
-
T. Itoh and S. Tsujii, "Structure of parallel multipliers for a class of fields GF(2m)," Info. Comp. Vol. 83, pp. 21-40, 1989.
-
(1989)
Info. Comp
, vol.83
, pp. 21-40
-
-
Itoh, T.1
Tsujii, S.2
-
10
-
-
0026907831
-
Modular construction of low complexity parallel multipliers for a class of finite fields GF(2m)
-
Aug
-
M. A. Hasan, M. Z. Wang, and V. K. Bhargava. "Modular construction of low complexity parallel multipliers for a class of finite fields GF(2m)," IEEE Trans, on Computers vol. 41, no. 8, pp. 962-971. Aug. 1992.
-
(1992)
IEEE Trans, on Computers
, vol.41
, Issue.8
, pp. 962-971
-
-
Hasan, M.A.1
Wang, M.Z.2
Bhargava, V.K.3
-
11
-
-
0032023646
-
Low complexity bit-parallel canonical and normal basis multipliers for a class of finite fields
-
Mar
-
C. K. Koc and B. Sunar. "Low complexity bit-parallel canonical and normal basis multipliers for a class of finite fields," IEEE Trans, on Computers vol. 47, no. 3, pp. 353-356. Mar. 1998.
-
(1998)
IEEE Trans, on Computers
, vol.47
, Issue.3
, pp. 353-356
-
-
Koc, C.K.1
Sunar, B.2
-
12
-
-
0000287156
-
Low-complexity bit-parallel multipliers for a class of finite fields
-
Nov
-
H. Wu, and M. A. Hasan. "Low-complexity bit-parallel multipliers for a class of finite fields," IEEE Trans, on Computers vol. 47, no. 8. pp. 883-887, Nov. 1998.
-
(1998)
IEEE Trans, on Computers
, vol.47
, Issue.8
, pp. 883-887
-
-
Wu, H.1
Hasan, M.A.2
-
13
-
-
0032206245
-
New low-complexity bit-parallel finite field multipliers using weakly dual bases
-
Nov
-
H. Wu, M. A. Hasan, and L. F. Blake, "New low-complexity bit-parallel finite field multipliers using weakly dual bases," IEEE Trans, on Computers vol. 47, no. 11, pp. 1223-1234, Nov. 1998.
-
(1998)
IEEE Trans, on Computers
, vol.47
, Issue.11
, pp. 1223-1234
-
-
Wu, H.1
Hasan, M.A.2
Blake, L.F.3
-
14
-
-
0000895310
-
A new representation of elements of finite fields GF(2m) yielding small complexity arithmetic
-
Sep
-
G Drolet, "A new representation of elements of finite fields GF(2m) yielding small complexity arithmetic," IEEE Trans, on Computers, vol. 47, no. 9, pp. 938-946, Sep. 1998.
-
(1998)
IEEE Trans, on Computers
, vol.47
, Issue.9
, pp. 938-946
-
-
Drolet, G.1
-
15
-
-
84888068705
-
The Design of a Low-Complexity Systolic Architecture for Fast Bit-Parallel Exponentiation in a Class of GF(2m)
-
Beijing, China
-
C. Y. Lee, E. H. Lu, and L. F. Sun, "The Design of a Low-Complexity Systolic Architecture for Fast Bit-Parallel Exponentiation in a Class of GF(2m)," Proc. 16th IFTP Word Computer Congress Int. Conf. on Signal Processing, WCC-ICSP2000, Beijing, China.
-
Proc. 16th IFTP Word Computer Congress Int. Conf. on Signal Processing, WCC-ICSP2000
-
-
Lee, C.Y.1
Lu, E.H.2
Sun, L.F.3
|