Chip hardware-in-the-loop simulation (CHILS) - Embedding microcontroller hardware in simulation

Proceedings of the IASTED International Conference on Modelling and Simulation

Volumn , Issue , 2008, Pages 297-302

  Koehler, Christian ^a   Mayer, Albrecht ^a   Herkersdorf, Andreas ^b  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Emulation; HIL; Modelling; Simulation; Simulation tools

Indexed keywords

EMULATION; HIL; MODELLING; SIMULATION; SIMULATION TOOLS;

DIGITAL TO ANALOG CONVERSION; ELECTRONICS INDUSTRY; POWER ELECTRONICS; SEMICONDUCTOR COUNTERS; TOOLS;

MICROCONTROLLERS;

EID: 62449133724     PISSN: 10218181     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. W. Cesário, L. Gauthier, D. Lyonnard, G. Nicolescu, and A. A. Jerraya. An xml-based meta-model for the design of multiprocessor embedded systems. VIUF'00, 2000.
2. C. Gühmann. Model-based testing of automotive electronic control units. 2005.
3. Infineon Technologies AG. DAS Product Brief, www.infineon.com.
4. Z. Jiang, R. Leonard, R. Dougal, H. Figueroa, and A. Monti. Processor-in-the-loop simulation, real-time hardware-in-the-loop testing, and hardware validation of a digitally-controlled, fuel-cell powered battery-charging station. 2004 35th Annul IEEE Power Electronics Specialists Conference, pages 2251-2257, 2004.
5. S. Lentijo, A. Monti, E. Santi, C. Welch, and R. Dougal. A new testing tool for power electronic digital control. Power Electronics Specialist Conference 2003, 1:107 - 111, 2003.
6. MathWorks. Link for TASKING, www.mathworks.com.
7. A. Mayer, H. Siebert, P. Leteinturier, and A. Qual. Embedded system tool to support debugging, calibration, fast prototyping and emulation. SAE International 2004, 2004.
8. M. Plöger, H. Schütte, and F. Ferrara. Automatisierter hil-test im entwicklungsprozess vernetzter, automotiver elek-troniksysteme. AUTOREG (VDI/VDE), 2004.
9. J. Schnerr. Zyklengenaue Binärkodeübersetzung für die schnelle Prototypenentwicklung von System-on-a-Chip. PhD thesis, Ebehard-Karls-Universität Tübingen, 2006.
10. Simpod Incorporated. DeskPOD II - Adaptable Affordable Acceleration, www.simpod.com.
11. R. Siripokarpirom. Run-Time Reconfigurable Co-Emulation for Hardware-Assisted Functional Verification and Test of FPGA Designs. PhD thesis, Technische Universität Hamburg-Harburg, 2006.
12. University of South Carolina. VTB, http://vtb.engr.sc.edu/.
13. P. Waeltermann, T. Michalsky, and J. Held. Hardware-in-the-loop testing in racing applications. SAE Motor Sports Engineering Conference & Exhibition, January 2004.
14. S. Yoo, G. Nicolescu, D. Lyonnard, A. Baghdadi, and A. A. Jerraya. A generic wrapper achitecture for multi-processor soc cosimulation and design. CODES'01, pages 195-200, 2001.