NEUSORT2.0: A multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule

Proceedings of the 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS'08 - "Personalized Healthcare through Technology"

Volumn , Issue , 2008, Pages 5029-5032

  Chen, Tung Chien ^a,b   Yang, Zhi ^a   Liu, Wentai ^a,c   Chen, Liang Gee ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER FACTOR; RECORDING INSTRUMENTS;

ANALOG FRONT ENDS; CYCLE BASIS; DATA FLOWS; INTERFACE CIRCUITRIES; MEMORY HIERARCHIES; MULTIPLE CHANNELS; NEURAL DATUM; NEURAL RECORDINGS; NEURAL SIGNALS; ON CHIPS; PARALLEL STRUCTURES; POWER FACTORS; PROCESSING DELAYS; PROCESSING HARDWARES; PROCESSING SCHEDULES; REAL TIME; TIGHTLY-COUPLED;

SIGNAL PROCESSING;

ACTION POTENTIAL; ALGORITHM; ARTICLE; BRAIN; COMPUTER AIDED DESIGN; ELECTROENCEPHALOGRAPHY; EQUIPMENT; EQUIPMENT DESIGN; EQUIPMENT FAILURE; HUMAN; INFORMATION RETRIEVAL; NERVE CELL; PHYSIOLOGY; REPRODUCIBILITY; SENSITIVITY AND SPECIFICITY; SIGNAL PROCESSING;

ACTION POTENTIALS; ALGORITHMS; BRAIN; COMPUTER-AIDED DESIGN; ELECTROENCEPHALOGRAPHY; EQUIPMENT DESIGN; EQUIPMENT FAILURE ANALYSIS; HUMANS; INFORMATION STORAGE AND RETRIEVAL; NEURONS; REPRODUCIBILITY OF RESULTS; SENSITIVITY AND SPECIFICITY; SIGNAL PROCESSING, COMPUTER-ASSISTED;

EID: 61849155263     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. M. Chae et al., "A 128-channel 6mw wireless neural recording ic with on-the-fly spike sorting and uwb transmitter," in Proc. of ISSCC, Feb. 2008, vol. 7, pp. 146-147.
2. M. D. Linderman et al., "Signal processing challenges for neural prostheses," IEEE Signal Processing Magazine, vol. 25, no. 1, pp. 18-28, 2008.
3. Z. Zumsteg et al., "Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems," IEEE Trans. on Neural Systems and Rehabilitation Engineering, vol. 13, no. 3, pp. 272-279, 2005.
4. R. H. Olsson et al., "A three-dimensional neural recording microsystem with implantable data compression circuitry," IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2796-2804, 2005.
5. R. R. Harrison et al., "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 123-133, 2007.
6. K. G. Oweiss et al., "Optimizing signal coding in neural interface system-on-a-chip modules," in Proc. of IEEE EMBS Conference, Sept. 2003, vol. 3, pp. 2216-2219.
7. K. H. Kim et al., "Neural spike sorting under nearly 0-db signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifier," IEEE trans. on Biomedical Engineering, vol. 47, no. 10, pp. 1406-1411, 2000.
8. Z. Yang et al., "A neuron signature based spike feature extraction algorithm for on-chip implementation," in Proc. of IEEE EMBS Conference, Aug. 2008.
9. M. Chae et al., "Design optimization for integrated neural recording systems," to appear, IEEE Journal of Solid-State Circuits, June 2008.